

# mos integrated circuit $\mu PD78F0034A$ , 78F0034AY

#### 8-BIT SINGLE-CHIP MICROCONTROLLER

#### **DESCRIPTION**

The  $\mu$ PD78F0034A is a member of the  $\mu$ PD780034A Subseries in the 78K/0 Series, and is equivalent to the  $\mu$ PD780034A but with flash memory in place of internal ROM.

The  $\mu$ PD78F0034AY is a member of the  $\mu$ PD780034AY Subseries, featuring flash memory in place of the internal ROM of the  $\mu$ PD780034AY.

The  $\mu$ PD78F0034A incorporates flash memory, which can be programmed and erased while mounted on the board.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

 $\mu$ PD780024A, 780034A, 780024AY, 780034AY Subseries User's Manual: U14046E 78K/0 Series User's Manual Instruction: U12326E

#### **FEATURES**

Pin-compatible with mask ROM versions (except VPP pin)

• Flash memory: 32 KBNote

Internal high-speed RAM: 1,024 bytes<sup>Note</sup>
 Supply voltage: VDD = 1.8 to 5.5 V

**Note** The flash memory and internal high-speed RAM capacities can be changed with the memory size switching register (IMS).

Remark For the differences between the flash memory and the mask ROM versions, refer to **4. DIFFERENCES** BETWEEN  $\mu$ PD78F0034A, 78F0034AY, AND MASK ROM VERSIONS.

#### ORDERING INFORMATION


| Part Number             | Package                              | Internal ROM |
|-------------------------|--------------------------------------|--------------|
| $\mu$ PD78F0034ACW      | 64-pin plastic SDIP (19.05 mm (750)) | Flash memory |
| $\mu$ PD78F0034AGC-AB8  | 64-pin plastic QFP (14 $\times$ 14)  | Flash memory |
| $\mu$ PD78F0034AGK-8A8  | 64-pin plastic LQFP (12 $\times$ 12) | Flash memory |
| $\mu$ PD78F0034AGK-9ET  | 64-pin plastic TQFP (12 $\times$ 12) | Flash memory |
| $\mu$ PD78F0034AYCW     | 64-pin plastic SDIP (19.05 mm (750)) | Flash memory |
| $\mu$ PD78F0034AYGC-AB8 | 64-pin plastic QFP (14 $\times$ 14)  | Flash memory |
| $\mu$ PD78F0034AYGK-8A8 | 64-pin plastic LQFP (12 $\times$ 12) | Flash memory |
| $\mu$ PD78F0034AYGK-9ET | 64-pin plastic TQFP (12 $\times$ 12) | Flash memory |

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



#### 78K/0 SERIES LINEUP

The products in the 78K/0 Series are listed below. The names enclosed in boxes are subseries names.



**Remark** VFD (Vacuum Fluorescent Display) is referred to as FIP<sup>TM</sup> (Fluorescent Indicator Panel) in some documents, but the functions of the two are the same.



The major functional differences among the subseries are shown below.

# • Non Y subseries

|                        | Function   | ROM          |       | Tin    | ner   |      | 8-Bit | 10-Bit | 8-Bit | Serial Interface                | I/O | V <sub>DD</sub> | External  |
|------------------------|------------|--------------|-------|--------|-------|------|-------|--------|-------|---------------------------------|-----|-----------------|-----------|
| Subseries              | Name       | Capacity     | 8-Bit | 16-Bit | Watch | WDT  | A/D   | A/D    | D/A   |                                 |     | Value           | Expansion |
| Control                | μPD78075B  | 32 K to 40 K | 4 ch  | 1 ch   | 1 ch  | 1 ch | 8 ch  | _      | 2 ch  | 3 ch (UART: 1 ch)               | 88  | 1.8 V           | √         |
|                        | μPD78078   | 48 K to 60 K |       |        |       |      |       |        |       |                                 |     |                 |           |
|                        | μPD78070A  | 1            |       |        |       |      |       |        |       |                                 | 61  | 2.7 V           |           |
|                        | μPD780058  | 24 K to 60 K | 2 ch  |        |       |      |       |        |       | 3 ch (time-division UART: 1 ch) | 68  | 1.8 V           |           |
|                        | μPD78058F  | 48 K to 60 K |       |        |       |      |       |        |       | 3 ch (UART: 1 ch)               | 69  | 2.7 V           |           |
|                        | μPD78054   | 16 K to 60 K |       |        |       |      |       |        |       |                                 |     | 2.0 V           |           |
|                        | μPD780065  | 40 K to 48 K |       |        |       |      |       |        | _     | 4 ch (UART: 1 ch)               | 60  | 2.7 V           |           |
|                        | μPD780078  | 48 K to 60 K |       | 2 ch   |       |      | _     | 8 ch   |       | 3 ch (UART: 2 ch)               | 52  | 1.8 V           |           |
|                        | μPD780034A | 8 K to 32 K  |       | 1 ch   |       |      |       |        |       | 3 ch (UART: 1 ch)               | 51  |                 |           |
|                        | μPD780024A |              |       |        |       |      | 8 ch  | _      |       |                                 |     |                 |           |
|                        | μPD78014H  |              |       |        |       |      |       |        |       | 2 ch                            | 53  |                 |           |
|                        | μPD78018F  | 8 K to 60 K  |       |        |       |      |       |        |       |                                 |     |                 |           |
|                        | μPD78083   | 8 K to 16 K  |       | -      | _     |      |       |        |       | 1 ch (UART: 1 ch)               | 33  |                 | _         |
| Inverter control       | μPD780988  | 16 K to 60 K | 3 ch  | Note   | _     | 1 ch | _     | 8 ch   | _     | 3 ch (UART: 2 ch)               | 47  | 4.0 V           | √         |
| VFD                    | μPD780208  | 32 K to 60 K | 2 ch  | 1 ch   | 1 ch  | 1 ch | 8 ch  | _      | _     | 2 ch                            | 74  | 2.7 V           | -         |
| drive                  | μPD780232  | 16 K to 24 K | 3 ch  | _      | _     |      | 4 ch  |        |       |                                 | 40  | 4.5 V           |           |
|                        | μPD78044H  | 32 K to 48 K | 2 ch  | 1 ch   | 1 ch  |      | 8 ch  |        |       | 1 ch                            | 68  | 2.7 V           |           |
|                        | μPD78044F  | 16 K to 40 K |       |        |       |      |       |        |       | 2 ch                            |     |                 |           |
| LCD                    | μPD780338  | 48 K to 60 K | 3 ch  | 2 ch   | 1 ch  | 1 ch | _     | 10 ch  | 1 ch  | 2 ch (UART: 1 ch)               | 54  | 1.8 V           | -         |
| drive                  | μPD780328  |              |       |        |       |      |       |        |       |                                 | 62  |                 |           |
|                        | μPD780318  |              |       |        |       |      |       |        |       |                                 | 70  |                 |           |
|                        | μPD780308  | 48 K to 60 K | 2 ch  | 1 ch   |       |      | 8 ch  | _      | _     | 3 ch (time-division UART: 1 ch) | 57  | 2.0 V           |           |
|                        | μPD78064B  | 32 K         |       |        |       |      |       |        |       | 2 ch (UART: 1 ch)               |     |                 |           |
|                        | μPD78064   | 16 K to 32 K |       |        |       |      |       |        |       |                                 |     |                 |           |
| Bus                    | μPD780948  | 60 K         | 2 ch  | 2 ch   | 1 ch  | 1 ch | 8 ch  | _      | _     | 3 ch (UART: 1 ch)               | 79  | 4.0 V           | √         |
| interface<br>supported | μPD78098B  | 40 K to 60 K |       | 1 ch   |       |      |       |        | 2 ch  |                                 | 69  | 2.7 V           | _         |
| Meter<br>control       | μPD780958  | 48 K to 60 K | 4 ch  | 2 ch   | -     | 1 ch | -     | -      | -     | 2 ch (UART: 1 ch)               | 69  | 2.2 V           | -         |
| Dash<br>board          | μPD780852  | 32 K to 40 K | 3 ch  | 1 ch   | 1 ch  | 1 ch | 5 ch  | -      | -     | 3 ch (UART: 1 ch)               | 56  | 4.0 V           | _         |
| control                | μPD780824  | 32 K to 60 K |       |        |       |      |       |        |       | 2 ch (UART: 1 ch)               | 59  |                 |           |

Note 16-bit timer: 2 channels 10-bit timer: 1 channel



#### Y subseries

|              | Function    | ROM          |       | Tin    | ner   |      | 8-Bit | 10-Bit | 8-Bit | Serial Interface   | I/O | V <sub>DD</sub> | External  |
|--------------|-------------|--------------|-------|--------|-------|------|-------|--------|-------|--|-----|-----------------|-----------|
| Subserie     | es Name     | Capacity     | 8-Bit | 16-Bit | Watch | WDT  | A/D   | A/D    | D/A   |  |     | Value           | Expansion |
| Control      | μPD78078Y   | 48 K to 60 K | 4 ch  | 1 ch   | 1 ch  | 1 ch | 8 ch  | _      | 2 ch  | 3 ch (UART: 1 ch,  | 88  | 1.8 V           | √         |
|              | μPD78070AY  | _            |       |        |       |      |       |        |       | I <sup>2</sup> C: 1 ch)                                    | 61  | 2.7 V           |           |
|              | μPD780018AY | 48 K to 60 K |       |        |       |      |       |        | -     | 3 ch (l <sup>2</sup> C: 1 ch)                              | 88  |                 |           |
|              | μPD780058Y  | 24 K to 60 K | 2 ch  |        |       |      |       |        | 2 ch  | 3 ch (time division<br>UART: 1 ch, I <sup>2</sup> C: 1 ch) | 68  | 1.8 V           |           |
|              | μPD78058FY  | 48 K to 60 K |       |        |       |      |       |        |       | 3 ch (UART: 1 ch,  | 69  | 2.7 V           |           |
|              | μPD78054Y   | 16 K to 60 K |       |        |       |      |       |        |       | I <sup>2</sup> C: 1 ch)                                    |     | 2.0 V           |           |
|              | μPD780078Y  | 48 K to 60 K |       | 2 ch   |       |      | -     | 8 ch   | _     | 4 ch (UART: 2 ch, I <sup>2</sup> C: 1 ch)                  | 52  | 1.8 V           |           |
|              | μPD780034AY | 8 K to 32 K  |       | 1 ch   |       |      |       |        |       | 3 ch (UART: 1 ch,  | 51  |                 |           |
|              | μPD780024AY |              |       |        |       |      | 8 ch  | _      |       | I <sup>2</sup> C: 1 ch)                                    |     |                 |           |
|              | μPD78018FY  | 8 K to 60 K  |       |        |       |      |       |        |       | 2 ch (I <sup>2</sup> C: 1 ch)                              | 53  |                 |           |
| LCD<br>drive | μPD780308Y  | 48 K to 60 K | 2 ch  | 1 ch   | 1 ch  | 1 ch | 8 ch  | _      | _     | 3 ch (time division UART: 1 ch, I <sup>2</sup> C: 1 ch)    | 57  | 2.0 V           | -         |
|              | μPD78064Y   | 16 K to 32 K |       |        |       |      |       |        |       | 2 ch (UART: 1 ch,<br>I <sup>2</sup> C: 1 ch)               |     |                 |           |
| For bus      | μPD780701Y  | 60 K         | 3 ch  | 2 ch   | 1 ch  | 1 ch | 16 ch | _      | _     | 4 ch (UART: 1 ch,  | 67  | 3.5 V           | _         |
| interface    | μPD780833Y  |              |       |        |       |      |       |        |       | I <sup>2</sup> C: 1 ch)                                    | 65  | 4.5 V           |           |

**Remark** The functions of non Y subseries and Y subseries products are the same, except for the serial interface.



# **OVERVIEW OF FUNCTIONS**

| Item                          | Part Number                     | μPD78F0034A μPD78F0034AY   |  |  |  |  |  |
|-------------------------------|---------------------------------|--|--|--|--|--|--|
| Internal I                    | Flash memory                    | 32 KB <sup>Note</sup>  |  |  |  |  |  |
| memory                        | ligh-speed RAM                  | 1,024 bytes <sup>Note</sup>  |  |  |  |  |  |
| Memory space                  |                                 | 64 KB  |  |  |  |  |  |
| General-purpose               | registers                       | 8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$   | 4 banks)   |  |  |  |  |
| Minimum instruct              | ion execution time              | On-chip minimum instruction execution tim  | e cycle variable function  |  |  |  |  |
|                               | When main system clock selected | 0.24 μs/0.48 μs/0.95 μs/1.91 μs/3.81 μs (@   | 8.38 MHz operation)  |  |  |  |  |
|                               | Vhen subsystem clock selected   | 122 μs (@ 32.768 kHz operation)  |  |  |  |  |  |
| Instruction set               |                                 | <ul> <li>16-bit operation, multiply/divide (8 bits ×</li> <li>Bit manipulation (set, reset, test, Boolear</li> <li>BCD adjust, etc.</li> </ul>   | •  |  |  |  |  |
| I/O ports                     |                                 | Total:   | 51   |  |  |  |  |
|                               |                                 | CMOS input: CMOS I/O: N-ch open-drain I/O (5 V withstand voltage)  | 8<br>39<br>ge): 4  |  |  |  |  |
| A/D converter                 |                                 | <ul> <li>10-bit resolution × 8 channels</li> <li>Operable over a wide power supply voltage range: AVDD = 1.8 to 5.5 V</li> </ul>                 |  |  |  |  |  |
| Serial interface              |                                 | UART mode: 1 channel     3-wire serial I/O mode: 2 channels  | UART mode: 3-wire serial I/O mode: 1 channel I <sup>2</sup> C bus mode (multimaster supporting): 1 channel |  |  |  |  |
| Timers                        |                                 | • 16-bit timer/event counter: 1 channel     • 8-bit timer/event counter: 2 channels     • Watch timer: 1 channel     • Watchdog timer: 1 channel |  |  |  |  |  |
| Timer outputs                 |                                 | 3 (8-bit PWM output capable: 2)  |  |  |  |  |  |
| Clock output                  |                                 | 65.5 kHz, 131 kHz, 262 kHz, 524 kHz, 1.0<br>(@ 8.38 MHz operation with main system 32.768 kHz (@ 32.768 kHz operation with                       | clock)   |  |  |  |  |
| Buzzer output                 |                                 | 1.02 kHz, 2.05 kHz, 4.10 kHz, 8.19 kHz (@  | 8.38 MHz operation with main system clock)   |  |  |  |  |
| Vectored interrup             | t Maskable                      | Internal: 13, external: 5  |  |  |  |  |  |
| sources                       | Non-maskable                    | Internal: 1  |  |  |  |  |  |
|                               | Software                        | 1  |  |  |  |  |  |
| Test inputs                   |                                 | Internal: 1, external: 1   |  |  |  |  |  |
| Supply voltage                |                                 | V <sub>DD</sub> = 1.8 to 5.5 V   |  |  |  |  |  |
| Operating ambient temperature |                                 | T <sub>A</sub> = -40 to +85°C  |  |  |  |  |  |
| Package                       |                                 | 64-pin plastic SDIP (19.05 mm (750))     64-pin plastic QFP (14 × 14)     64-pin plastic LQFP (12 × 12)     64-pin plastic TQFP (12 × 12)        |  |  |  |  |  |


**Note** The capacities of the flash memory and the internal high-speed RAM can be changed with the memory size switching register (IMS).



# **CONTENTS**


| 1. | PIN CONFIGURATION (TOP VIEW)   | 7  |
|----|--|----|
| 2. | BLOCK DIAGRAM  | 10 |
| 3. | PIN FUNCTIONS  | 11 |
|    | 3.1 Port Pins  |    |
|    | 3.2 Non-Port Pins  |    |
|    | 3.3 Pin I/O Circuits and Recommended Connection of Unused Pins         | 14 |
| 4. | DIFFERENCES BETWEEN $\mu$ PD78F0034A, 78F0034AY, AND MASK ROM VERSIONS | 17 |
| 5. | MEMORY SIZE SWITCHING REGISTER (IMS)                                   | 19 |
| 6. | FLASH MEMORY PROGRAMMING   | 20 |
|    | 6.1 Selection of Communication Mode                                    | 20 |
|    | 6.2 Flash Memory Programming Functions                                 | 22 |
|    | 6.3 Connection of Flashpro II and Flashpro III                         | 22 |
| 7. | ELECTRICAL SPECIFICATIONS  | 24 |
| 8. | PACKAGE DRAWINGS   | 47 |
| 9. | RECOMMENDED SOLDERING CONDITIONS                                       | 51 |
| ΑP | PENDIX A. DEVELOPMENT TOOLS  | 53 |
| ΔΡ | PENDIX B. RELATED DOCUMENTS  | 60 |

- 1. PIN CONFIGURATION (TOP VIEW)
- 64-pin plastic SDIP (19.05 mm (750))
   μPD78F0034ACW, 78F0034AYCW



- **Notes 1.** SDA0 and SCL0 are incorporated only in the  $\mu$ PD78F0034AY Subseries.
  - **2.** SI31, SO31, and SCK31 are incorporated only in the  $\mu$ PD78F0034A Subseries.
- Cautions 1. Connect the VPP pin directly to Vsso or Vss1 in normal operation mode.
  - 2. Connect the AVss pin to Vsso.
- **Remark** When the μPD78F0034A and 78F0034AY are used in application fields that require reduction of the noise generated from inside the microcontroller, the implementation of noise reduction measures, such as supplying voltage to V<sub>DD0</sub> and V<sub>DD1</sub> individually and connecting V<sub>SS0</sub> and V<sub>SS1</sub> to different ground lines, is recommended.

- 64-pin plastic QFP (14  $\times$  14)  $\mu$ PD78F0034AGC-AB8, 78F0034AYGC-AB8
- 64-pin plastic LQFP (12  $\times$  12)  $\mu$ PD78F0034AGK-8A8, 78F0034AYGK-8A8
- 64-pin plastic TQFP (12  $\times$  12)  $\mu$ PD78F0034AYGK-9ET, 78F0034AYGK-9ET



- **Notes 1.** SDA0 and SCL0 are incorporated only in the  $\mu$ PD78F0034AY Subseries.
  - 2. SI31, SO31, and  $\overline{\text{SCK31}}$  are incorporated only in the  $\mu$ PD78F0034A Subseries.
- Cautions 1. Connect the VPP pin directly to Vsso or Vss1 in normal operation mode.
  - 2. Connect the AVss pin to Vsso.
- **Remark** When the μPD78F0034A and 78F0034AY are used in application fields that require reduction of the noise generated from inside the microcontroller, the implementation of noise reduction measures, such as supplying voltage to V<sub>DD0</sub> and V<sub>DD1</sub> individually and connecting V<sub>SS0</sub> and V<sub>SS1</sub> to different ground lines, is recommended.

A8 to A15: Address Bus P70 to P75: Port 7

AD0 to AD7: Address/Data Bus PCL: Programmable Clock

ADTRG: AD Trigger Input Read Strobe

ANI0 to ANI7: Analog Input RESET: Reset

ASCK0: Asynchronous Serial Clock RxD0: Receive Data

ASTB: Address Strobe SCK30, SCK31, SCL0: Serial Clock

AVDD: Analog Power Supply SDA0: Serial Data

AVREF: Analog Reference Voltage SI30, SI31: Serial Input

AVss: Analog Reference Voltage SI30, SI31: Serial Input
AVss: Analog Ground SO30, SO31: Serial Output
BUZ: Buzzer Clock TI00, TI01, TI50, TI51: Timer Input
INTP0 to INTP3: External Interrupt Input TO0, TO50, TO51: Timer Output

P00 to P03: Port 0 TxD0: Transmit Data
P10 to P17: Port 1 VDD0, VDD1: Power Supply


P20 to P25: Port 2 VPP: Programming Power Supply

P30 to P36: Port 3 Vsso, Vss1: Ground P40 to P47: Port 4 WAIT: Wait

P50 to P57: Port 5  $\overline{WR}$ : Write Strobe

P64 to P67: Port 6 X1, X2: Crystal (Main System Clock)
XT1, XT2: Crystal (Subsystem Clock)

#### 2. BLOCK DIAGRAM



**Notes 1.** Incorporated only in the  $\mu$ PD78F0034A

2. Incorporated only in the  $\mu$ PD78F0034AY



# 3. PIN FUNCTIONS

# 3.1 Port Pins (1/2)

| Pin Name   | I/O   |   | Function   | After Reset | Alternate<br>Function  |
|------------|-------|---|--|-------------|------------------------|
| P00        | I/O   | Port 0  |  | Input       | INTP0                  |
| P01        |       | 4-bit I/O port.   |  | INTP1       |                        |
| P02        |       | Input/output can be specified   |  |             | INTP2                  |
| P03        |       | An on-chip pull-up resistor cal   | n be specified by means of software.   |             | INTP3/ADTRG            |
| P10 to P17 | Input | Port 1<br>8-bit input-only port.  |  | Input       | ANI0 to ANI7           |
| P20        | I/O   | Port 2  |  | Input       | SI30                   |
| P21        |       | 6-bit I/O port.   |  |             | SO30                   |
| P22        |       | Input/output can be specified   | in 1-bit units.  n be specified by means of software.  |             | SCK30                  |
| P23        |       | All oll-chip pull-up resistor car   | in be specified by means of software.  |             | RxD0                   |
| P24        |       |   |  |             | TxD0                   |
| P25        |       |   |  |             | ASCK0                  |
| P30        | I/O   | Port 3  | N-ch open-drain I/O port.  | Input       | -                      |
| P31        |       | 7-bit I/O port.   | LEDs can be driven directly.   |             |                        |
| P32        |       | Input/output can be specified in 1-bit units.   |  |             | SDA0 <sup>Note 1</sup> |
| P33        |       | iii i-bit uiiits.   |  |             | SCL0 <sup>Note 1</sup> |
| P34        |       |   | An on-chip pull-up resistor can be   |             | SI31Note 2             |
| P35        |       |   | specified by means of software.  |             | SO31 <sup>Note 2</sup> |
| P36        |       |   |  |             | SCK31 Note 2           |
| P40 to P47 | I/O   |   | in 1-bit units.<br>n be specified by means of software.<br>set to 1 by falling edge detection. | Input       | AD0 to AD7             |
| P50 to P57 | I/O   | Port 5 8-bit I/O port. LEDs can be driven directly. Input/output can be specified An on-chip pull-up resistor can | Input  | A8 to A15   |                        |
| P64        | I/O   | Port 6  |  | Input       | RD                     |
| P65        |       | 4-bit I/O port.   |  |             | WR                     |
| P66        |       | Input/output can be specified   | in 1-bit units.  n be specified by means of software.  |             | WAIT                   |
| P67        |       | An on-only pull-up resistor cal   | in be specified by filealis of software.   |             | ASTB                   |

**Notes 1.** SDA0 and SCL0 are incorporated only in the  $\mu$ PD78F0034AY Subseries.

**2.** SI31, SO31, and  $\overline{\text{SCK31}}$  are incorporated only in the  $\mu$ PD78F0034A Subseries.



# 3.1 Port Pins (2/2)

| Pin Name | I/O | Function  | After Reset | Alternate<br>Function |
|----------|-----|---|-------------|-----------------------|
| P70      | I/O | Port 7  | Input       | TI00/TO0              |
| P71      |     | 6-bit I/O port.   |             | TI01                  |
| P72      |     | Input/output can be specified in 1-bit units.  An on-chip pull-up resistor can be specified by means of software. |             | TI50/TO50             |
| P73      |     | All off-drip pull-up resistor can be specified by fileans of software.  |             | TI51/TO51             |
| P74      |     |   |             | PCL                   |
| P75      |     |   |             | BUZ                   |

# 3.2 Non-Port Pins (1/2)

| Pin Name               | I/O    | Function   | After Reset | Alternate<br>Function |
|------------------------|--------|--|-------------|-----------------------|
| INTP0                  | Input  | External interrupt request input by which the valid edge (rising edge,   | Input       | P00                   |
| INTP1                  |        | falling edge, or both rising and falling edges) can be specified.  |             | P01                   |
| INTP2                  |        |  |             | P02                   |
| INTP3                  |        |  |             | P03/ADTRG             |
| SI30                   | Input  | Serial interface serial data input.  | Input       | P20                   |
| SI31 Note 1            |        |  |             | P34                   |
| SDA0 <sup>Note 2</sup> | I/O    | Serial interface serial data input/output  | Input       | P32                   |
| SO30                   | Output | Serial interface serial data output.   | Input       | P21                   |
| SO31Note 1             |        |  |             | P35                   |
| SCK30                  | I/O    | Serial interface serial clock input/output.  | Input       | P22                   |
| SCK31 Note 1           |        |  |             | P36                   |
| SCL0 <sup>Note 2</sup> |        |  |             | P33                   |
| RxD0                   | Input  | Serial data input for asynchronous serial interface.   | Input       | P23                   |
| TxD0                   | Output | Serial data output for asynchronous serial interface.  | Input       | P24                   |
| ASCK0                  | Input  | Serial clock input for asynchronous serial interface.  | Input       | P25                   |
| TI00                   | Input  | External count clock input to 16-bit timer/event counter 0.  Capture trigger signal input to capture register 01 (CR01) of 16-bit timer/event counter 0. | Input       | P70/TO0               |
| TI01                   |        | Capture trigger signal input to capture register 00 (CR00) of 16-bit timer/ event counter 0.   |             | P71                   |
| TI50                   |        | External count clock input to 8-bit timer/event counter 50.  |             | P72/TO50              |
| TI51                   |        | External count clock input to 8-bit timer/event counter 51.  |             | P73/TO51              |
| TO0                    | Output | 16-bit timer/event counter 0 output.   | Input       | P70/TI00              |
| TO50                   |        | 8-bit timer/event counter 50 output (shared with 8-bit PWM output).  | Input       | P72/TI50              |
| TO51                   |        | 8-bit timer/event counter 51 output (shared with 8-bit PWM output).  |             | P73/TI51              |
| PCL                    | Output | Clock output (for trimming of main system clock and subsystem clock).  | Input       | P74                   |
| BUZ                    | Output | Buzzer output.   | Input       | P75                   |
| AD0 to AD7             | I/O    | Lower address/data bus for extending memory externally.  | Input       | P40 to P47            |

**Notes 1.** SI31, SO31, and  $\overline{\text{SCK31}}$  are incorporated only in the  $\mu$ PD78F0034A Subseries.

2. SDA0 and SCL0 are incorporated only in the  $\mu$ PD78F0034AY Subseries.



# 3.2 Non-Port Pins (2/2)

| Pin Name         | I/O    | Function  | After Reset | Alternate<br>Function |
|------------------|--------|---|-------------|-----------------------|
| A8 to A15        | Output | Higher address bus for extending memory externally.   | Input       | P50 to P57            |
| RD               | Output | Strobe signal output for read operation of external memory.   | Input       | P64                   |
| WR               |        | Strobe signal output for write operation of external memory.  |             | P65                   |
| WAIT             | Input  | Inserting wait for accessing external memory.   | Input       | P66                   |
| ASTB             | Output | Strobe output which externally latches address information output to ports 4 and 5 to access external memory. | Input       | P67                   |
| ANI0 to ANI7     | Input  | A/D converter analog input.   | Input       | P10 to P17            |
| ADTRG            | Input  | A/D converter trigger signal input.   | Input       | P03/INTP3             |
| AVREF            | Input  | A/D converter reference voltage input.  | -           | -                     |
| AVDD             | -      | A/D converter analog power supply.  Set the voltage equal to VDD0 or VDD1.                                    | _           | -                     |
| AVss             | _      | A/D converter ground potential.  Set the voltage equal to Vsso or Vss1.                                       | -           | -                     |
| RESET            | Input  | System reset input.   | -           | -                     |
| X1               | Input  | Connecting crystal resonator for main system clock oscillation.   | _           | -                     |
| X2               | -      |   | _           | -                     |
| XT1              | Input  | Connecting crystal resonator for subsystem clock oscillation.   | -           | ı                     |
| XT2              | _      |   | _           | -                     |
| V <sub>DD0</sub> | -      | Positive power supply voltage for ports.  | _           | -                     |
| Vsso             | -      | Ground potential of ports.  | _           | -                     |
| V <sub>DD1</sub> | -      | Positive power supply (except ports).   | _           | -                     |
| Vss <sub>1</sub> | -      | Ground potential (except ports).  | _           | _                     |
| VPP              | -      | Applying high-voltage for program write/verify. Connect directly to Vsso or Vss1 in normal operation mode.    | _           | -                     |



#### 3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output configuration of each type, refer to Figure 3-1.

Table 3-1. Types of Pin I/O Circuits (1/2)

| Pin Name                   | I/O Circuit Type | I/O   | Recommended Connection of Unused Pins                                    |  |  |
|----------------------------|------------------|-------|--|--|--|
| P00/INTP0                  | 8-C              | I/O   | Input: Independently connect to Vsso via a resistor.                     |  |  |
| P01/INTP1                  |                  |       | Output: Leave open.  |  |  |
| P02/INTP2                  |                  |       |  |  |  |
| P03/INTP3/ADTRG            |                  |       |  |  |  |
| P10/ANI0 to P17/ANI7       | 25               | Input | Connect to VDD0 or Vsso.   |  |  |
| P20/SI30                   | 8-C              | I/O   | Input: Independently connect to VDD0 or VSS0 via a                       |  |  |
| P21/SO30                   | 5-H              |       | resistor.  |  |  |
| P22/SCK30                  | 8-C              |       | Output: Leave open.  |  |  |
| P23/RxD0                   |                  |       |  |  |  |
| P24/TxD0                   | 5-H              |       |  |  |  |
| P25/ASCK0                  | 8-C              |       |  |  |  |
| P30, P31                   | 13-P             | I/O   | Input: Independently connect to VDD0 via a resistor.                     |  |  |
| P32/SDA0 <sup>Note 1</sup> | 13-R             |       | Output: Leave open.  |  |  |
| P33/SCL0Note 1             |                  |       |  |  |  |
| P34/SI31Note 2             | 8-C              |       | Input: Independently connect to VDD0 or VSS0 via a                       |  |  |
| P35/SO31 <sup>Note 2</sup> | 5-H              |       | resistor.  |  |  |
| P36/SCK31Note 2            | 8-C              |       | Output: Leave open.  |  |  |
| P40/AD0 to P47/AD7         | 5-H              | I/O   | Input: Independently connect to VDDO via a resistor. Output: Leave open. |  |  |
| P50/A8 to P57/A15          | 5-H              | I/O   | Input: Independently connect to VDD0 or VSS0 via a                       |  |  |
| P64/RD                     |                  | I/O   | resistor.  |  |  |
| P65/WR                     |                  |       | Output: Leave open.  |  |  |
| P66/WAIT                   |                  |       |  |  |  |
| P67/ASTB                   |                  |       |  |  |  |
| P70/TI00/TO0               | 8-C              |       |  |  |  |
| P71/TI01                   |                  |       |  |  |  |
| P72/TI50/TO50              |                  |       |  |  |  |
| P73/TI51/TO51              |                  |       |  |  |  |
| P74/PCL                    | 5-H              |       |  |  |  |
| P75/BUZ                    |                  |       |  |  |  |


**Notes 1.** SDA0 and SCL0 are incorporated only in the  $\mu$ PD78F0034AY Subseries.

2. SI31, SO31, and  $\overline{\text{SCK31}}$  are incorporated only in the  $\mu\text{PD78F0034A}$  Subseries.

Table 3-1. Types of Pin I/O Circuits (2/2)

| Pin Name | I/O Circuit Type | I/O   | Recommended Connection of Unused Pins |
|----------|------------------|-------|---------------------------------------|
| RESET    | 2                | Input | _                                     |
| XT1      | 16               |       | Connect to VDD0.                      |
| XT2      |                  | _     | Leave open.                           |
| AVDD     | _                |       | Connect to VDD0 or VDD1.              |
| AVREF    |                  |       | Connect to Vsso or Vss1.              |
| AVss     |                  |       |                                       |
| VPP      |                  |       | Connect directly to Vsso or Vss1.     |

Figure 3-1. Pin I/O Circuits





#### 4. DIFFERENCES BETWEEN $\mu$ PD78F0034A, 78F0034AY, AND MASK ROM VERSIONS

The  $\mu$ PD78F0034A and 78F0034AY are products provided with a flash memory which enables writing, erasing, and rewriting of programs with device mounted on the target system.

The functions of the  $\mu$ PD78F0034A (except the functions specified for flash memory) can be made the same as those of the mask ROM versions by setting the memory size switching register (IMS).

Tables 4-1 and 4-2 show the differences between the  $\mu$ PD78F0034A, 78F0034AY and the mask ROM versions.

Table 4-1. Differences Between  $\mu$ PD78F0034A and Mask ROM Versions

| Item  | μPD78F0034A                   | Mask ROM   | M Versions   |  |  |  |
|---|-------------------------------|--|--|--|--|--|
|   |                               | μPD780034A Subseries   | μPD780024A Subseries <sup>Note</sup>   |  |  |  |
| Internal ROM structure  | Flash memory                  | Mask ROM   |  |  |  |  |
| Internal ROM capacity   | 32 KB                         | μPD780031A: 8 KB<br>μPD780032A: 16 KB<br>μPD780033A: 24 KB<br>μPD780034A: 32 KB                      | μPD780021A: 8 KB<br>μPD780022A: 16 KB<br>μPD780023A: 24 KB<br>μPD780024A: 32 KB                      |  |  |  |
| Internal high-speed RAM capacity  | 1,024 bytes                   | μPD780031A: 512 bytes<br>μPD780032A: 512 bytes<br>μPD780033A: 1,024 bytes<br>μPD780034A: 1,024 bytes | μPD780021A: 512 bytes<br>μPD780022A: 512 bytes<br>μPD780023A: 1,024 bytes<br>μPD780024A: 1,024 bytes |  |  |  |
| A/D converter resolution  | 10 bits                       |  | 8 bits   |  |  |  |
| Mask option specification of on-chip pull-up resistor for pins P30 to P33 | Not available                 | Available  |  |  |  |  |
| IC pin  | Not provided                  | Provided   |  |  |  |  |
| V <sub>PP</sub> pin   | Provided                      | Not provided   |  |  |  |  |
| Electrical specifications, recommended soldering conditions               | Refer to the data sheet of in | r to the data sheet of individual products.  |  |  |  |  |

**Note** The  $\mu$ PD78F0034A can be used as the flash memory version of the  $\mu$ PD780024A Subseries.

Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass producing it with the mask ROM version, be sure to conduct sufficient evaluations on the commercial samples (CS) (not engineering samples (ES)) of the mask ROM versions.

Table 4-2. Differences Between  $\mu$ PD78F0034AY and Mask ROM Versions

| Item   | μPD78F0034AY                  | Mask ROM   | M Versions   |
|--|-------------------------------|--|--|
|  |                               | μPD780034AY Subseries  | μPD780024AY Subseries <sup>Note</sup>  |
| Internal ROM structure   | Flash memory                  | Mask ROM   |  |
| Internal ROM capacity  | 32 KB                         | μPD780031AY: 8 KB<br>μPD780032AY: 16 KB<br>μPD780033AY: 24 KB<br>μPD780034AY: 32 KB                      | μPD780021AY: 8 KB<br>μPD780022AY: 16 KB<br>μPD780023AY: 24 KB<br>μPD780024AY: 32 KB                      |
| Internal high-speed RAM capacity   | 1,024 bytes                   | μPD780031AY: 512 bytes<br>μPD780032AY: 512 bytes<br>μPD780033AY: 1,024 bytes<br>μPD780034AY: 1,024 bytes | μPD780021AY: 512 bytes<br>μPD780022AY: 512 bytes<br>μPD780023AY: 1,024 bytes<br>μPD780024AY: 1,024 bytes |
| A/D converter resolution   | 10 bits                       |  | 8 bits   |
| Mask option specification of on-chip pull-up resistor for pins P30 and P31 | Not available                 | Available  |  |
| IC pin   | Not provided                  | Provided   |  |
| V <sub>PP</sub> pin  | Provided                      | Not provided   |  |
| Electrical specifications, recommended soldering conditions                | Refer to the data sheet of in | ndividual products.  |  |

**Note** The  $\mu$ PD78F0034AY can be used as the flash memory version of the  $\mu$ PD780024AY Subseries.

Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass producing it with the mask ROM version, be sure to conduct sufficient evaluations on the commercial samples (CS) (not engineering samples (ES)) of the mask ROM versions.



#### 5. MEMORY SIZE SWITCHING REGISTER (IMS)

IMS is a register that is set by software and is used to specify a part of the internal memory that is not to be used. By setting memory size switching register (IMS), the internal memory of the  $\mu$ PD78F0034A and 78F0034AY can be mapped identically to that of a mask ROM version.

IMS is set with an 8-bit memory manipulation instruction.

RESET input sets the IMS to CFH.

Caution The initial value of IMS is setting disabled (CFH). Be sure to set C8H or the value of the target mask ROM version at the moment of initial setting.

3 2 0 Address After reset R/W IMS RAM1 RAM0 ROM3 ROM2 ROM1 ROM0 FFF0H CFH RAM2 R/W ROM3 ROM2 ROM1 ROM0 Selection of Internal ROM Capacity 0 8 KB 0 1 0 0 1 0 16 KB 0 0 1 1 24 KB 1 0 0 32 KB Other than above Setting prohibited RAM2 RAM1 RAM0 Selection of Internal High-Speed RAM Capacity 0 0 1 512 bytes 0 1 1 1,024 bytes Other than above Setting prohibited

Figure 5-1. Format of Memory Size Switching Register

Table 5-1 shows the IMS set value to make the memory mapping the same as those of mask ROM versions.

 Target Mask ROM Versions
 IMS Set Value

 μPD780031A, 780031AY
 42H

 μPD780032A, 780032AY
 44H

 μPD780033A, 780033AY
 C6H

 μPD780034A, 780034AY
 C8H

Table 5-1. Set Value of Memory Size Switching Register



#### 6. FLASH MEMORY PROGRAMMING

Writing to flash memory can be performed without removing the memory from the target system (on board programming). Writing is performed with the dedicated flash programmer (Flashpro II (part No.: FL-PR2) or Flashpro III (part No.: FL-PR3 and PG-FP3)) connected to the host machine and the target system.

Writing to flash memory can also be performed using flash memory writing adapter connected to Flashpro II or Flashpro III.

Remark FL-PR2 and FL-PR3 are products of Naito Densei Machida Mfg. Co., Ltd.

#### 6.1 Selection of Communication Mode

Writing to a flash memory is performed using Flashpro II or Flashpro III in a serial communication. Select one of the communication modes in Tables 6-1 and 6-2. The selection of the communication mode is made by using the format shown in Figure 6-1. Each communication mode is selected by the number of VPP pulses shown in Tables 6-1 and 6-2.

Table 6-1. List of Communication Mode (µPD78F0034A)

| Communication Mode       | Channels | Pin Used  | V <sub>PP</sub> Pulses |
|--------------------------|----------|---|------------------------|
| 3-wire serial I/O        | 2        | SI30/P20<br>SO30/P21<br>SCK30/P22   | 0                      |
|                          |          | SI31/P34<br>SO31/P35<br>SCK31/P36   | 1                      |
| UART                     | 1        | RxD0/P23<br>TxD0/P24  | 8                      |
| Pseudo 3-wire serial I/O | 1        | P72/TI50/TO50 (serial clock input) P71/TI01 (serial data output) P70/TI00/TO0 (serial data input) | 12                     |


Caution Be sure to select a communication mode using the number of VPP pulses shown in Table 6-1.

Table 6-2. List of Communication Mode ( $\mu$ PD78F0034AY)

| Communication Mode       | Channels | Pin Used  | VPP Pulses |
|--------------------------|----------|---|------------|
| 3-wire serial I/O        | 1        | SI30/P20<br>SO30/P21<br>SCK30/P22   | 0          |
| I <sup>2</sup> C bus     | 1        | SDA0/P32<br>SCL0/P33  | 4          |
| UART                     | 1        | RxD0/P23<br>TxD0/P24  | 8          |
| Pseudo 3-wire serial I/O | 1        | P72/TI50/TO50 (serial clock input) P71/TI01 (serial data output) P70/TI00/TO0 (serial data input) | 12         |

Caution Be sure to select a communication mode using the number of VPP pulses shown in Table 6-2.

Figure 6-1. Format of Communication Mode Selection





#### 6.2 Flash Memory Programming Functions

Operations such as writing to flash memory are performed by various command/data transmission and reception operations according to the selected communication mode. Table 6-3 shows major functions of flash memory programming.

Table 6-3. Major Functions of Flash Memory Programming

| Function                      | Description   |
|-------------------------------|---|
| Reset                         | Used to stop write operation and detect transmission cycle.   |
| Batch verify                  | Compares the entire memory contents with the input data.  |
| Batch erase                   | Erases the entire memory contents.  |
| Batch blank check             | Checks the deletion status of the entire memory.  |
| High-speed write              | Performs write to the flash memory based on the write start address and the number of data to be written (number of bytes). |
| Continuous write              | Performs continuous write based on the information input with high-speed write operation.                                   |
| Status                        | Used to confirm the current operating mode and operation end.   |
| Oscillation frequency setting | Sets the frequency of the resonator.  |
| Erase time setting            | Sets the memory erase time.   |
| Baud rate setting             | Sets the communication rate for UART mode   |
| I <sup>2</sup> C mode setting | Sets standard/high-speed mode for I <sup>2</sup> C bus mode   |
| Silicon signature read        | Outputs the device name and memory capacity, and device block information.  |

#### 6.3 Connection of Flashpro II and Flashpro III

The connection of Flashpro II or Flashpro III and the  $\mu$ PD78F0034A or 78F0034AY differs according to the communication mode (3-wire serial I/O, UART, and pseudo 3-wire serial I/O). The connection for each communication mode is shown in Figures 6-2 to 6-5, respectively.

μPD78F0034A. Flashpro II, Flashpro III  $\mu$ PD78F0034AY  $V_{\mathsf{PP}}$  $V_{PP}$  $V_{\text{DD}}$  $V_{DD}$ RESET RESET SCK3n SCK SI3n SO SI SO3n GND Vss

Figure 6-2. Connection of Flashpro II or Flashpro III for 3-Wire Serial I/O Mode

**Remark**  $\mu$ PD78F0034A: n = 0, 1  $\mu$ PD78F0034AY: n = 0

Figure 6-3. Connection of Flashpro II or Flashpro III for UART Mode




Figure 6-4. Connection of Flashpro II or Flashpro III for Pseudo 3-Wire Serial I/O Mode





Figure 6-5. Connection of Flashpro II or Flashpro III for I<sup>2</sup>C Bus Mode (μPD78F0034AY only)





#### 7. ELECTRICAL SPECIFICATIONS

# Absolute Maximum Ratings (TA = 25°C)

| Parameter                     | Symbol   |                                  | Conditions   | Ratings  | Unit |
|-------------------------------|--|----------------------------------|--|--|------|
| Supply voltage                | V <sub>DD</sub>  |                                  |  | -0.3 to +6.5   | V    |
|                               | VPP  |                                  |  | -0.3 to +10.5  | V    |
|                               | AVDD   |                                  |  | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note</sup>  | V    |
|                               | AVREF  |                                  |  | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note</sup>  | V    |
|                               | AVss   |                                  |  | -0.3 to +0.3   | V    |
| Input voltage                 | Ut voltage V <sub>I1</sub> P00 to P03, P10 to P17, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75, X1, X2, XT1, XT2, RESET |                                  | V  |  |      |
|                               | V <sub>I2</sub>  | P30 to P33                       | N-ch open drain  | -0.3 to +6.5   | V    |
| Output voltage                | Vo   |                                  |  | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note</sup>  | V    |
| Analog input voltage          | Van  | P10 to P17                       | Analog input pin   | AVss $-0.3$ to AV <sub>REF</sub> + $0.3$ <sup>Note</sup> and $-0.3$ to V <sub>DD</sub> + $0.3$ <sup>Note</sup> | V    |
| Output current, high          | Іон  | Per pin                          |  | -10  | mA   |
|                               |  | Total for P00<br>P64 to P67, F   | to P03, P40 to P47, P50 to P57,<br>P70 to P75                | -15  | mA   |
|                               |  | Total for P20 to P25, P30 to P36 |  | -15  | mA   |
| Output current, low           | Іоь  |                                  | 00 to P03, P20 to P25, P34 to P36,<br>P64 to P67, P70 to P75 | 20   | mA   |
|                               |  | Per pin for P3                   | 30 to P33, P50 to P57  | 30   | mA   |
|                               |  | Total for P00<br>P70 to P75      | to P03, P40 to P47, P64 to P67,                              | 50   | mA   |
|                               |  | Total for P20                    | to P25   | 20   | mA   |
|                               |  | Total for P30                    | to P36   | 100  | mA   |
|                               |  | Total for P50 to P57             |  | 100  | mA   |
| Operating ambient temperature | Та   |                                  |  | -40 to +85   | °C   |
| Storage temperature           | Tstg   |                                  |  | -40 to +125  | °C   |

Note 6.5 V or below

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.



#### Capacitance (T<sub>A</sub> = $25^{\circ}$ C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)

| Parameter          | Symbol | Conditions                                       |  | MIN. | TYP. | MAX. | Unit |
|--------------------|--------|--|--|------|------|------|------|
| Input capacitance  | Cin    | f = 1 MHz<br>Unmeasured pins returned to 0 V.    |  |      |      | 15   | pF   |
| I/O<br>capacitance | Сю     | f = 1 MHz<br>Unmeasured pins<br>returned to 0 V. | P00 to P03, P20 to P25,<br>P34 to P36, P40 to P47,<br>P50 to P57, P64 to P67,<br>P70 to P75, |      |      | 15   | pF   |
|                    |        |  | P30 to P33   |      |      | 20   | pF   |

**Remark** Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

#### Main System Clock Oscillator Characteristics (T<sub>A</sub> = −40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

| Resonator | Recommended Circuit   | Parameter   | Conditions   | MIN.        | TYP.                           | MAX. | Unit |      |     |
|-----------|-----------------------|---|--|-------------|--------------------------------|------|------|------|-----|
| Ceramic   | VPP X2 X1             | Oscillation   | V <sub>DD</sub> = 4.0 to 5.5 V                               | 1.0         |                                | 8.38 | MHz  |      |     |
| resonator |                       | frequency (fx)Note 1                                |  | 1.0         |                                | 5.0  |      |      |     |
|           | C2+ C1+               | Oscillation<br>stabilization time <sup>Note 2</sup> | After V <sub>DD</sub> reaches oscillation voltage range MIN. |             |                                | 4    | ms   |      |     |
| Crystal   | V <sub>PP</sub> X2 X1 | V <sub>PP</sub> X2 X1                               |  | Oscillation | V <sub>DD</sub> = 4.0 to 5.5 V | 1.0  |      | 8.38 | MHz |
| resonator |                       | frequency (fx)Note 1                                |  | 1.0         |                                | 5.0  |      |      |     |
|           | C2 + C1 +             | Oscillation   | V <sub>DD</sub> = 4.0 to 5.5 V                               |             |                                | 10   | ms   |      |     |
|           | - <del>-</del>        | stabilization time <sup>Note 2</sup>                |  |             |                                | 30   |      |      |     |
| External  | X2 X1                 | X1 input  | V <sub>DD</sub> = 4.0 to 5.5 V                               | 1.0         |                                | 8.38 | MHz  |      |     |
| clock     |                       | frequency (fx)Note 1                                |  | 1.0         |                                | 5.0  |      |      |     |
|           |                       | X1 input high-/low-level                            | V <sub>DD</sub> = 4.0 to 5.5 V                               | 50          |                                | 500  | ns   |      |     |
|           | μPD74HCU04 Δ          | width (txH, txL)                                    |  | 85          |                                | 500  |      |      |     |

Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

2. Time required to stabilize oscillation after reset or STOP mode release.

Cautions 1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- · Keep the wiring length as short as possible.
- · Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor to the same potential as Vss1.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main system clock is stopped and the system is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

#### Subsystem Clock Oscillator Characteristics ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ , $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$ )

| Resonator         | Recommended Circuit | Parameter  | Conditions                     | MIN. | TYP.   | MAX. | Unit |
|-------------------|---------------------|--|--------------------------------|------|--------|------|------|
| Crystal resonator | XT2 XT1Vpp          | Oscillation<br>frequency (fxT)Note 1                       |                                | 32   | 32.768 | 35   | kHz  |
|                   | +C4 +C3             | Oscillation  | V <sub>DD</sub> = 4.0 to 5.5 V |      | 1.2    | 2    | s    |
|                   |                     | stabilization time <sup>Note 2</sup>                       |                                |      |        | 10   |      |
| External clock    | XT2 XT1             | X1 input<br>frequency (f <sub>XT</sub> ) <sup>Note 1</sup> |                                | 32   |        | 38.5 | kHz  |
|                   | μPD74HCU04          | X1 input high-/low-level width (txтн, txть)                |                                | 5    |        | 15   | μs   |

- Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
  - 2. Time required to stabilize oscillation after VDD reaches oscillator voltage MIN.
- Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - · Keep the wiring length as short as possible.
  - · Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor to the same potential as Vss1.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - · Do not fetch signals from the oscillator.
  - The subsystem clock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.



#### **Recommended Oscillator Constant**

Main System Clock: Ceramic Resonator ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )

| Manufacturer | Part Number   | Frequency | Recommended | Circuit Constant | Oscillation V | oltage Range |
|--------------|---------------|-----------|-------------|------------------|---------------|--------------|
|              |               | (MHz)     | C1 (pF)     | C2 (pF)          | MIN. (V)      | MAX. (V)     |
| Murata Mfg.  | CSB1000J      | 1.00      | 100         | 100              | 1.9           | 5.5          |
| Co., Ltd.    | CSA2.00MG040  | 2.00      | 100         | 100              | 2.0           | 5.5          |
|              | CST2.00MG040  | 2.00      | On-chip     | On-chip          | 2.0           | 5.5          |
|              | CSA3.58MG     | 3.58      | 30          | 30               | 2.0           | 5.5          |
|              | CST3.58MGW    | 3.58      | On-chip     | On-chip          | 2.0           | 5.5          |
|              | CSA3.58MG093  | 3.58      | 30          | 30               | 1.8           | 5.5          |
|              | CST3.58MGW093 | 3.58      | On-chip     | On-chip          | 1.8           | 5.5          |
|              | CSA4.19MG     | 4.19      | 30          | 30               | 2.0           | 5.5          |
|              | CST4.19MGW    | 4.19      | On-chip     | On-chip          | 2.0           | 5.5          |
|              | CSA4.19MG093  | 4.19      | 30          | 30               | 1.8           | 5.5          |
|              | CST4.19MGW093 | 4.19      | On-chip     | On-chip          | 1.8           | 5.5          |
|              | CSA5.00MG     | 5.00      | 30          | 30               | 2.0           | 5.5          |
|              | CST5.00MGW    | 5.00      | On-chip     | On-chip          | 2.0           | 5.5          |
|              | CSA5.00MG093  | 5.00      | 30          | 30               | 1.8           | 5.5          |
|              | CST5.00MGW093 | 5.00      | On-chip     | On-chip          | 1.8           | 5.5          |
|              | CSA8.00MTZ    | 8.00      | 30          | 30               | 4.0           | 5.5          |
|              | CST8.00MTW    | 8.00      | On-chip     | On-chip          | 4.0           | 5.5          |
|              | CSA8.00MTZ093 | 8.00      | 30          | 30               | 4.0           | 5.5          |
|              | CST8.00MTW093 | 8.00      | On-chip     | On-chip          | 4.0           | 5.5          |
|              | CSA8.38MTZ    | 8.38      | 30          | 30               | 4.0           | 5.5          |
|              | CST8.38MTW    | 8.38      | On-chip     | On-chip          | 4.0           | 5.5          |
|              | CSA8.38MTZ093 | 8.38      | 30          | 30               | 4.0           | 5.5          |
|              | CST8.38MTW093 | 8.38      | On-chip     | On-chip          | 4.0           | 5.5          |
| TDK          | CCR3.58MC3    | 3.58      | On-chip     | On-chip          | 1.8           | 5.5          |
|              | CCR4.19MC3    | 4.19      | On-chip     | On-chip          | 1.8           | 5.5          |
|              | CCR5.0MC3     | 5.00      | On-chip     | On-chip          | 1.8           | 5.5          |
|              | CCR8.0MC5     | 8.00      | On-chip     | On-chip          | 2.2           | 5.5          |
|              | CCR8.38MC5    | 8.38      | On-chip     | On-chip          | 2.2           | 5.5          |

Caution The oscillator constant and oscillation voltage range indicate conditions of stable oscillation.

Oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details please contact directly the manufacturer of the resonator you will use.



# DC Characteristics (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

| Parameter              | Symbol           | С  | onditions  | MIN.                  | TYP. | MAX.                | Unit |
|------------------------|------------------|--|--|-----------------------|------|---------------------|------|
| Output current,        | Іон              | Per pin  |  |                       | -1   | mA                  |      |
| high                   |                  | All pins   |  |                       |      | -15                 | mA   |
| Output current, low    | Іоь              | Per pin for P00 to P03, P2<br>P40 to P47, P64 to P67, F                      | ,  |                       |      | 10                  | mA   |
|                        |                  | Per pin for P30 to P33, P5   | 50 to P57  |                       |      | 15                  | mA   |
|                        |                  | Total for P00 to P03, P40  | to P47, P64 to P67, P70 to P75                           |                       |      | 20                  | mA   |
|                        |                  | Total for P20 to P25   |  |                       |      | 10                  | mA   |
|                        |                  | Total for P30 to P36   |  |                       |      | 70                  | mA   |
|                        |                  | Total for P50 to P57   |  |                       |      | 70                  | mA   |
| Input voltage,<br>high | V <sub>IH1</sub> | P10 to P17, P21, P24,<br>P35, P40 to P47,                                    | V <sub>DD</sub> = 2.7 to 5.5 V                           | 0.7V <sub>DD</sub>    |      | V <sub>DD</sub>     | V    |
|                        |                  | P50 to P57, P64 to P67,<br>P74, P75  |  | 0.8V <sub>DD</sub>    |      | V <sub>DD</sub>     | V    |
|                        | V <sub>IH2</sub> | P00 to P03, P20, P22, P23, P25, P34, P36,                                    | V <sub>DD</sub> = 2.7 to 5.5 V                           | 0.8V <sub>DD</sub>    |      | V <sub>DD</sub>     | V    |
|                        |                  | P70 to P73, RESET  |  | 0.85Vpd               |      | V <sub>DD</sub>     | V    |
|                        | VIH3             | P30 to P33   | V <sub>DD</sub> = 2.7 to 5.5 V                           | 0.7V <sub>DD</sub>    |      | 5.5                 | V    |
|                        |                  | (N-ch open-drain)  |  | 0.8V <sub>DD</sub>    |      | 5.5                 | V    |
|                        | V <sub>IH4</sub> | X1, X2   | V <sub>DD</sub> = 2.7 to 5.5 V                           | V <sub>DD</sub> - 0.5 |      | VDD                 | V    |
|                        |                  |  |  | V <sub>DD</sub> - 0.2 |      | VDD                 | V    |
|                        | V <sub>IH5</sub> | VIH5 XT1, XT2  | V <sub>DD</sub> = 4.0 to 5.5 V                           | 0.8V <sub>DD</sub>    |      | VDD                 | V    |
|                        |                  |  |  | 0.9V <sub>DD</sub>    |      | VDD                 | V    |
| Input voltage, low     | VIL1             | P10 to P17, P21, P24,<br>P35, P40 to P47,                                    | V <sub>DD</sub> = 2.7 to 5.5 V                           | 0                     |      | 0.3V <sub>DD</sub>  | V    |
|                        |                  | P50 to P57, P64 to P67, P74, P75   |  | 0                     |      | 0.2V <sub>DD</sub>  | V    |
|                        | V <sub>IL2</sub> | P00 to P03, P20, P22, P23, P25, P34, P36,                                    | V <sub>DD</sub> = 2.7 to 5.5 V                           | 0                     |      | 0.2V <sub>DD</sub>  | V    |
|                        |                  | P70 to P73, RESET  |  | 0                     |      | 0.15V <sub>DD</sub> | V    |
|                        | VIL3             | P30 to P33   | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V                          | 0                     |      | 0.3V <sub>DD</sub>  | V    |
|                        |                  |  | 2.7 V ≤ V <sub>DD</sub> < 4.0 V                          | 0                     |      | 0.2V <sub>DD</sub>  | ٧    |
|                        |                  |  | 1.8 V ≤ V <sub>DD</sub> < 2.7                            | 0                     |      | 0.1V <sub>DD</sub>  | V    |
|                        | V <sub>IL4</sub> | X1, X2   | V <sub>DD</sub> = 2.7 to 5.5 V                           | 0                     |      | 0.4                 | V    |
|                        |                  |  |  | 0                     |      | 0.2                 | V    |
|                        | V <sub>IL5</sub> | XT1, XT2   | V <sub>DD</sub> = 4.0 to 5.5 V                           | 0                     |      | 0.2V <sub>DD</sub>  | V    |
|                        |                  |  |  | 0                     |      | 0.1V <sub>DD</sub>  | V    |
| Output voltage,        | V <sub>OH1</sub> | V <sub>DD</sub> = 4.0 to 5.5 V, Iон = -                                      | 1 mA   | V <sub>DD</sub> - 1.0 |      | V <sub>DD</sub>     | V    |
| high                   |                  | Іон = -100 μΑ  |  | V <sub>DD</sub> - 0.5 |      | V <sub>DD</sub>     | V    |
| Output voltage,        | V <sub>OL1</sub> | P30 to P33   | V <sub>DD</sub> = 4.0 to 5.5 V, I <sub>OL</sub> = 15 mA  |                       |      | 2.0                 | V    |
| low                    |                  | P50 to P57   |  |                       | 0.4  | 2.0                 | V    |
|                        |                  | P00 to P03, P20 to P25,<br>P34 to P36, P40 to P47,<br>P64 to P67, P70 to P75 | V <sub>DD</sub> = 4.0 to 5.5 V, I <sub>OL</sub> = 1.6 mA |                       |      | 0.4                 | V    |
|                        | V <sub>OL2</sub> | IoL = 400 μA   |  |                       |      | 0.5                 | V    |

**Remark** Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.



# DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

| Parameter                      | Symbol |  | Conditions   | MIN. | TYP. | MAX. | Unit |
|--------------------------------|--------|--|--|------|------|------|------|
| Input leakage<br>current, high | Ішн1   | V <sub>IN</sub> = V <sub>DD</sub>                                      | P00 to P03, P10 to P17, P20 to P25,<br>P34 to P36, P40 to P47, P50 to P57,<br>P64 to P67, P70 to P75,<br>RESET |      |      | 3    | μΑ   |
|                                | ILIH2  |  | X1, X2, XT1, XT2   |      |      | 20   | μΑ   |
|                                | Ішнз   | Vin = 5.5 V  | P30 to P33   |      |      | 3    | μΑ   |
| Input leakage<br>current, low  | ILIL1  | V <sub>IN</sub> = 0 V  | P00 to P03, P10 to P17, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75, RESET          |      |      | -3   | μΑ   |
|                                | ILIL2  |  | X1, X2, XT1, XT2   |      |      | -20  | μΑ   |
|                                | Ішз    |  | P30 to P33   |      |      | -3   | μΑ   |
| Output leakage current, low    | Ісон   | Vout = Vdd   |  |      |      | 3    | μΑ   |
| Output leakage current, low    | ILOL   | Vout = 0 V   | Vout = 0 V   |      |      | -3   | μΑ   |
| Software pull-<br>up resistor  | R      | V <sub>IN</sub> = 0 V,<br>P00 to P03, P20 to F<br>P50 to P57, P64 to F | 225, P34 to P36, P40 to P47,<br>267, P70 to P75  | 15   | 30   | 90   | kΩ   |

**Remark** Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins .



#### DC Characteristics (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

| Parameter                 | Symbol           |                            | Conditions   |  | MIN. | TYP. | MAX. | Unit |
|---------------------------|------------------|----------------------------|--|--|------|------|------|------|
| Supply                    | I <sub>DD1</sub> | 8.38 MHz crystal           | V <sub>DD</sub> = 5.0 V ±10%Note 2                 | A/D converter stopped                          |      | 10.5 | 21   | mA   |
| current <sup>Note 1</sup> |                  | oscillation operating mode |  | A/D converter operating                        |      | 11.5 | 23   | mA   |
|                           |                  | 5.00 MHz crystal           | V <sub>DD</sub> = 3.0 V ±10% Note 2                | A/D converter stopped                          |      | 4.5  | 9    | mA   |
|                           |                  | oscillation operation mode |  | A/D converter operating                        |      | 5.5  | 11   | mA   |
|                           |                  |                            | $V_{DD} = 2.0 \text{ V } \pm 10\%^{\text{Note 3}}$ | A/D converter stopped                          |      | 1    | 2    | mA   |
|                           |                  |                            |  | A/D converter operating                        |      | 2    | 6    | mA   |
|                           | I <sub>DD2</sub> | 8.38 MHz crystal           | $V_{DD} = 5.0 \text{ V } \pm 10\%$ Note 2          | Peripheral functions stopped                   |      | 1.2  | 2.4  | mA   |
|                           |                  | oscillation HALT mode      |  | Peripheral functions operating                 |      |      | 5    | mA   |
|                           |                  | 5.00 MHz crystal           | $V_{DD} = 3.0 \text{ V } \pm 10\%^{\text{Note 2}}$ | Peripheral functions stopped                   |      | 0.4  | 0.8  | mA   |
|                           |                  | oscillation HALT mode      |  | Peripheral functions operating                 |      |      | 1.7  | mA   |
|                           |                  |                            | V <sub>DD</sub> = 2.0 V ±10%Note 3                 | Peripheral functions stopped                   |      | 0.2  | 0.4  | mA   |
|                           |                  |                            |  | Peripheral functions operating                 |      |      | 1.1  | mA   |
|                           | IDD3             | 32.768 kHz crystal oscilla | ation operating mode <sup>Note 4</sup>             | V <sub>DD</sub> = 5.0 V ±10%Note 2             |      | 115  | 230  | μΑ   |
|                           |                  |                            |  | V <sub>DD</sub> = 3.0 V ±10% <sup>Note 2</sup> |      | 95   | 190  | μΑ   |
|                           |                  |                            |  | V <sub>DD</sub> = 2.0 V ±10%Note 3             |      | 75   | 150  | μΑ   |
|                           | I <sub>DD4</sub> | 32.768 kHz crystal oscilla | ation HALT mode <sup>Note 4</sup>                  | V <sub>DD</sub> = 5.0 V ±10%Note 2             |      | 30   | 60   | μΑ   |
|                           |                  |                            |  | V <sub>DD</sub> = 3.0 V ±10% <sup>Note 2</sup> |      | 6    | 18   | μΑ   |
|                           |                  |                            |  |  | 2    | 10   | μΑ   |      |
|                           | I <sub>DD5</sub> | XT1 = 0 V, STOP mode       |  | V <sub>DD</sub> = 5.0 V ±10%Note 2             |      | 0.1  | 30   | μΑ   |
|                           |                  | When feed-back resistor    | not used   | V <sub>DD</sub> = 3.0 V ±10% <sup>Note 2</sup> |      | 0.05 | 10   | μΑ   |
|                           |                  |                            |  | V <sub>DD</sub> = 2.0 V ±10% <sup>Note 3</sup> |      | 0.05 | 10   | μΑ   |

**Notes 1.** Refers to the total current flowing through the internal power supply (VDD0 and VDD1). Includes peripheral operating current (however, current flowing through the pull-up resistors of ports and the AVREF pin is not included).

- 2. When the processor clock control register (PCC) is set to 00H.
- 3. When PCC is set to 02H.
- 4. When the main system clock is stopped.



#### **AC Characteristics**


# (1) Basic operation (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

| Parameter                       | Symbol                           | Conditions                      |                                |                                | MIN.                                       | TYP. | MAX. | Unit |
|---------------------------------|----------------------------------|---------------------------------|--------------------------------|--------------------------------|--|------|------|------|
| Cycle time                      | Тсч                              | Operating on main system clock  | 4.0 ≤ Va                       | oD ≤ 5.5 V                     | 0.24                                       |      | 16   | μs   |
| (Min. instruction               |                                  |                                 | 2.7 V ≤                        | V <sub>DD</sub> < 4.0 V        | 0.4  |      | 16   | μs   |
| execution time)                 |                                  |                                 |                                |                                | 1.6  |      | 16   | μs   |
|                                 |                                  | Operating on subsys             | stem cloc                      | <                              | 103.9 <sup>Note</sup> 1                    | 122  | 125  | μs   |
| TI00, TI01 input                | ttiho, ttilo 4.0 V ≤ Vdd ≤ 5.5 V |                                 |                                |                                | 2/f <sub>sam</sub> + 0.1 <sup>Note 2</sup> |      |      | μs   |
| high-/low-level width           |                                  | 2.7 V ≤ V <sub>DD</sub> < 4.0 V |                                |                                | 2/f <sub>sam</sub> + 0.2 <sup>Note 2</sup> |      |      | μs   |
|                                 |                                  |                                 |                                |                                | 2/f <sub>sam</sub> + 0.5 <sup>Note 2</sup> |      |      | μs   |
| TI50, TI51 input                | <b>f</b> T15                     | V <sub>DD</sub> = 2.7 to 5.5 V  | V <sub>DD</sub> = 2.7 to 5.5 V |                                | 0  |      | 4    | MHz  |
| frequency                       |                                  |                                 |                                |                                | 0  |      | 275  | kHz  |
| TI50, TI51 input                | · ' ' '                          |                                 | V <sub>DD</sub> = 2.7 to 5.5 V |                                | 100  |      |      | ns   |
| high-/low-level<br>width        |                                  |                                 |                                |                                | 1.8  |      |      | μs   |
| Interrupt request               | tinth, tintl                     | INTP0 to INTP3, P4              | 0 to P47                       | V <sub>DD</sub> = 2.7 to 5.5 V | 1  |      |      | μs   |
| input high-/low-<br>level width |                                  |                                 |                                |                                | 2  |      |      | μs   |
| RESET                           | trsL                             | V <sub>DD</sub> = 2.7 to 5.5 V  |                                |                                | 10   |      |      | μs   |
| low-level width                 |                                  |                                 |                                |                                | 20   |      |      | μs   |

**Notes 1.** Value when using an external clock. When using a crystal resonator, the value becomes 114  $\mu$ s (MIN.).

**2.** Selection of  $f_{sam} = f_x$ ,  $f_x/4$ ,  $f_x/64$  is possible using bits 0 and 1 (PRM00, PRM01) of prescaler mode register 0 (PRM0). However, if the TI00 valid edge is selected as the count clock, the value becomes  $f_{sam} = f_x/8$ .

# Tcy vs. VDD (main system clock)





# (2) Read/write operation ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ , $V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$ )

(1/3)

| Parameter  | Symbol            | Conditions | MIN.               | MAX.             | Unit |
|--|-------------------|------------|--------------------|------------------|------|
| ASTB high-level width  | <b>t</b> asth     |            | 0.3tcy             |                  | ns   |
| Address setup time   | tads              |            | 20                 |                  | ns   |
| Address hold time  | tadh              |            | 6                  |                  | ns   |
| Input time from address to data  | t <sub>ADD1</sub> |            |                    | (2 + 2n)tcy - 54 | ns   |
|  | tADD2             |            |                    | (3 + 2n)tcy - 60 | ns   |
| Output time from RD↓ to address  | trdad             |            | 0                  | 100              | ns   |
| Input time from RD↓ to data  | tRDD1             |            |                    | (2 + 2n)tcy - 87 | ns   |
|  | tRDD2             |            |                    | (3 + 2n)tcy - 93 | ns   |
| Read data hold time  | <b>t</b> RDH      |            | 0                  |                  | ns   |
| RD low-level width   | tRDL1             |            | (1.5 + 2n)tcy - 33 |                  | ns   |
|  | tRDL2             |            | (2.5 + 2n)tcy - 33 |                  | ns   |
| Input time from RD↓ to WAIT↓   | trdwT1            |            |                    | tcy - 43         | ns   |
|  | trdwt2            |            |                    | tcy - 43         | ns   |
| Input time from WR↓ to WAIT↓   | twrwt             |            |                    | tcy - 25         | ns   |
| WAIT low-level width   | <b>t</b> wTL      |            | (0.5 + n)tcy + 10  | (2 + 2n)tcy      | ns   |
| Write data setup time  | twos              |            | 60                 |                  | ns   |
| Write data hold time   | twoн              |            | 6                  |                  | ns   |
| WR low-level width   | twrL1             |            | (1.5 + 2n)tcy - 15 |                  | ns   |
| Delay time from ASTB $\downarrow$ to $\overline{\text{RD}} \downarrow$ | tastrd            |            | 6                  |                  | ns   |
| Delay time from ASTB $\downarrow$ to $\overline{\text{WR}} \downarrow$ | tastwr            |            | 2tcy - 15          |                  | ns   |
| Delay time from $\overline{RD}$ to ASTB in external fetch              | trdast            |            | 0.8tcy - 15        | 1.2tcy           | ns   |
| Hold time from RD↑ to address in external fetch                        | trdadh            |            | 0.8tcy - 15        | 1.2tcy + 30      | ns   |
| Write data output time from RD↑  | trowd             |            | 40                 |                  | ns   |
| Write data output time from WR↓  | twrwd             |            | 10                 | 60               | ns   |
| Hold time from WR↑ to address  | twradh            |            | 0.8tcy - 15        | 1.2tcy + 30      | ns   |
| Delay time from WAIT↑ to RD↑   | twtrd             |            | 0.8tcy             | 2.5tcy + 25      | ns   |
| Delay time from WAIT↑ to WR↑   | twrwr             |            | 0.8tcy             | 2.5tcy + 25      | ns   |

**Remarks 1.** tcy = Tcy/4

- 2. n indicates the number of waits.
- 3.  $C_L = 100 \text{ pF}$  ( $C_L$  is the load capacitance of the AD0 to AD7, A8 to A15,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{WAIT}}$ , and ASTB pins.)



# (2) Read/write operation ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ , $V_{DD} = 2.7 \text{ to } 4.0 \text{ V}$ )

(2/3)

| Parameter                                       | Symbol        | Conditions | MIN.               | MAX.              | Unit |
|---|---------------|------------|--------------------|-------------------|------|
| ASTB high-level width                           | <b>t</b> asth |            | 0.3tcy             |                   | ns   |
| Address setup time                              | tads          |            | 30                 |                   | ns   |
| Address hold time                               | tadh          |            | 10                 |                   | ns   |
| Input time from address to data                 | tADD1         |            |                    | (2 + 2n)tcy - 108 | ns   |
|   | tADD2         |            |                    | (3 + 2n)tcy - 120 | ns   |
| Output time from RD↓ to address                 | trdad         |            | 0                  | 200               | ns   |
| Input time from RD↓ to data                     | tRDD1         |            |                    | (2 + 2n)tcy - 148 | ns   |
|   | tRDD2         |            |                    | (3 + 2n)tcy - 162 | ns   |
| Read data hold time                             | <b>t</b> RDH  |            | 0                  |                   | ns   |
| RD low-level width                              | trdL1         |            | (1.5 + 2n)tcy - 40 |                   | ns   |
|   | trdl2         |            | (2.5 + 2n)tcy - 40 |                   | ns   |
| Input time from RD↓ to WAIT↓                    | trdwT1        |            |                    | tcy - 75          | ns   |
|   | trdwt2        |            |                    | tcy - 60          | ns   |
| Input time from WR↓ to WAIT↓                    | twrwt         |            |                    | tcy - 50          | ns   |
| WAIT low-level width                            | twTL          |            | (0.5 + 2n)tcy + 10 | (2 + 2n)tcy       | ns   |
| Write data setup time                           | twos          |            | 60                 |                   | ns   |
| Write data hold time                            | twoн          |            | 10                 |                   | ns   |
| WR low-level width                              | twrL1         |            | (1.5 + 2n)tcy - 30 |                   | ns   |
| Delay time from ASTB↓ to RD↓                    | tastrd        |            | 10                 |                   | ns   |
| Delay time from ASTB↓ to WR↓                    | tastwr        |            | 2tcy - 30          |                   | ns   |
| Delay time from RD↑ to ASTB↑ in external fetch  | trdast        |            | 0.8tcy - 30        | 1.2tcy            | ns   |
| Hold time from RD↑ to address in external fetch | tRDADH        |            | 0.8tcy - 30        | 1.2tcy + 60       | ns   |
| Write data output time from RD↑                 | trdwd         |            | 40                 |                   | ns   |
| Write data output time from WR↓                 | twrwd         |            | 20                 | 120               | ns   |
| Hold time from WR↑ to address                   | twradh        |            | 0.8tcy - 30        | 1.2tcy + 60       | ns   |
| Delay time from WAIT↑ to RD↑                    | twrd          |            | 0.5tcy             | 2.5tcy + 50       | ns   |
| Delay time from WAIT↑ to WR↑                    | twrwr         |            | 0.5tcy             | 2.5tcy + 50       | ns   |

**Remarks 1.** tcy = Tcy/4

2. n indicates the number of waits.

3.  $C_L = 100 \text{ pF}$  ( $C_L$  is the load capacitance of the AD0 to AD7, A8 to A15,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{WAIT}$ , and ASTB pins.)



# (2) Read/write operation ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ , $V_{DD} = 1.8 \text{ to } 2.7 \text{ V}$ )

(3/3)

| Parameter                                       | Symbol            | Conditions | MIN.               | MAX.              | Unit |
|---|-------------------|------------|--------------------|-------------------|------|
| ASTB high-level width                           | <b>t</b> asth     |            | 0.3tcy             |                   | ns   |
| Address setup time                              | tads              |            | 120                |                   | ns   |
| Address hold time                               | <b>t</b> adh      |            | 20                 |                   | ns   |
| Input time from address to data                 | t <sub>ADD1</sub> |            |                    | (2 + 2n)tcy - 233 | ns   |
|   | tADD2             |            |                    | (3 + 2n)tcy - 240 | ns   |
| Output time from RD↓ to address                 | trdad             |            | 0                  | 400               | ns   |
| Input time from RD↓ to data                     | tRDD1             |            |                    | (2 + 2n)tcy - 325 | ns   |
|   | tRDD2             |            |                    | (3 + 2n)tcy - 332 | ns   |
| Read data hold time                             | <b>t</b> RDH      |            | 0                  |                   | ns   |
| RD low-level width                              | tRDL1             |            | (1.5 + 2n)tcy - 92 |                   | ns   |
|   | tRDL2             |            | (2.5 + 2n)tcy - 92 |                   | ns   |
| Input time from RD↓ to WAIT↓                    | trdwt1            |            |                    | tcy - 350         | ns   |
|   | trdwt2            |            |                    | tcy - 132         | ns   |
| Input time from WR↓ to WAIT↓                    | twrwt             |            |                    | tcy - 100         | ns   |
| WAIT low-level width                            | twtL              |            | (0.5 + 2n)tcy + 10 | (2 + 2n)tcy       | ns   |
| Write data setup time                           | twos              |            | 60                 |                   | ns   |
| Write data hold time                            | twoн              |            | 20                 |                   | ns   |
| WR low-level width                              | twrL1             |            | (1.5 + 2n)tcy - 60 |                   | ns   |
| Delay time from ASTB↓ to RD↓                    | tastrd            |            | 20                 |                   | ns   |
| Delay time from ASTB↓ to WR↓                    | tastwr            |            | 2tcy - 60          |                   | ns   |
| Delay time from RD↑ to ASTB↑ in external fetch  | trdast            |            | 0.8tcy - 60        | 1.2tcy            | ns   |
| Hold time from RD↑ to address in external fetch | trdadh            |            | 0.8tcy - 60        | 1.2tcy + 120      | ns   |
| Write data output time from RD↑                 | <b>t</b> RDWD     |            | 40                 |                   | ns   |
| Write data output time from WR↓                 | twrwd             |            | 40                 | 240               | ns   |
| Hold time from WR↑ to address                   | twradh            |            | 0.8tcy - 60        | 1.2tcy + 120      | ns   |
| Delay time from WAIT↑ to RD↑                    | twtrd             |            | 0.5tcy             | 2.5tcy + 100      | ns   |
| Delay time from WAIT↑ to WR↑                    | twrwr             |            | 0.5tcy             | 2.5tcy + 100      | ns   |

**Remarks 1.** tcy = Tcy/4

- 2. n indicates the number of waits.
- 3.  $C_L = 100 \text{ pF}$  ( $C_L$  is the load capacitance of the AD0 to AD7, A8 to A15,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{WAIT}$ , and ASTB pins.)



#### (3) Serial interface ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ , $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$ )

# (a) 3-wire serial I/O mode (SCK3n... internal clock output)

| Parameter                             | Symbol           | Conditions                      | MIN.          | TYP. | MAX. | Unit |
|---------------------------------------|------------------|---------------------------------|---------------|------|------|------|
| SCK3n cycle time                      | tkcY1            | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V | 954           |      |      | ns   |
|                                       |                  | 2.7 V ≤ V <sub>DD</sub> < 4.0 V | 1,600         |      |      | ns   |
|                                       |                  |                                 | 3,200         |      |      | ns   |
| SCK3n high-/low-level                 | <b>t</b> кн1     | V <sub>DD</sub> = 4.0 to 5.5 V  | tксү1/2 - 50  |      |      | ns   |
| width                                 | t <sub>KL1</sub> |                                 | tксү1/2 - 100 |      |      | ns   |
| SI3n setup time                       | tsıĸ1            | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V | 100           |      |      | ns   |
| (to SCK3n↑)                           |                  | 2.7 V ≤ V <sub>DD</sub> < 4.0 V | 150           |      |      | ns   |
|                                       |                  |                                 | 300           |      |      | ns   |
| SI3n hold time (from SCK3n↑)          | tksi1            |                                 | 400           |      |      | ns   |
| Output delay time from SCK3n↓ to SO3n | <b>t</b> KSO1    | C = 100 pF <sup>Note</sup>      |               |      | 300  | ns   |

**Note** C is the load capacitance of the  $\overline{SCK3n}$  and SO3n output lines.

# (b) 3-wire serial I/O mode (SCK3n... external clock input)

| Parameter                             | Symbol           | Conditions                      | MIN.  | TYP. | MAX. | Unit |
|---------------------------------------|------------------|---------------------------------|-------|------|------|------|
| SCK3n cycle time                      | tkcy2            | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V | 800   |      |      | ns   |
|                                       |                  | 2.7 V ≤ V <sub>DD</sub> < 4.0 V | 1,600 |      |      | ns   |
|                                       |                  |                                 | 3,200 |      |      | ns   |
| SCK3n high-/low-level                 | t <sub>KH2</sub> | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V | 400   |      |      | ns   |
| width                                 | t <sub>KL2</sub> | 2.7 V ≤ V <sub>DD</sub> < 4.0 V | 800   |      |      | ns   |
|                                       |                  |                                 | 1,600 |      |      | ns   |
| SI3n setup time (to SCK3n↑)           | tsık2            |                                 | 100   |      |      | ns   |
| SI3n hold time<br>(from SCK3n↑)       | tksi2            |                                 | 400   |      |      | ns   |
| Output delay time from SCK3n↓ to SO3n | <b>t</b> KSO2    | C = 100 pF <sup>Note</sup>      |       |      | 300  | ns   |

**Note** C is the load capacitance of the SO3n output line.

**Remark**  $\mu$ PD78F0034A: n = 0, 1  $\mu$ PD78F0034AY: n = 0



## (c) UART mode (dedicated baud rate generator output)

| Parameter     | Symbol | Conditions   | MIN. | TYP. | MAX.    | Unit |
|---------------|--------|--|------|------|---------|------|
| Transfer rate |        | $4.0~V \leq V_{DD} \leq 5.5~V$                     |      |      | 131,031 | bps  |
|               |        | $2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$ |      |      | 78,125  | bps  |
|               |        |  |      |      | 39,063  | bps  |

# (d) UART mode (external clock input)

| Parameter             | Symbol        | Conditions                      | MIN.  | TYP. | MAX.   | Unit |
|-----------------------|---------------|---------------------------------|-------|------|--------|------|
| ASCK0 cycle time      | tксүз         | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V | 800   |      |        | ns   |
|                       |               | 2.7 V ≤ V <sub>DD</sub> < 4.0 V | 1,600 |      |        | ns   |
|                       |               |                                 | 3,200 |      |        | ns   |
| ASCK0 high-/low-level | <b>t</b> кнз, | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V | 400   |      |        | ns   |
| width                 | tкLз          | 2.7 V ≤ V <sub>DD</sub> < 4.0 V | 800   |      |        | ns   |
|                       |               |                                 | 1,600 |      |        | ns   |
| Transfer rate         |               | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V |       |      | 39,063 | bps  |
|                       |               | 2.7 V ≤ V <sub>DD</sub> < 4.0 V |       |      | 19,531 | bps  |
|                       |               |                                 |       |      | 9,766  | bps  |

# (e) UART mode (infrared data transfer mode)

| Parameter                | Symbol | Conditions                     | MIN.         | MAX.                     | Unit |
|--------------------------|--------|--------------------------------|--------------|--------------------------|------|
| Transfer rate            |        | V <sub>DD</sub> = 4.0 to 5.5 V |              | 131,031                  | bps  |
| Bit rate allowable error |        | V <sub>DD</sub> = 4.0 to 5.5 V |              | ±0.87                    | %    |
| Output pulse width       |        | V <sub>DD</sub> = 4.0 to 5.5 V | 1.2          | 0.24/fbr <sup>Note</sup> | μs   |
| Input pulse width        |        | V <sub>DD</sub> = 4.0 to 5.5 V | <b>4/f</b> x |                          | μs   |

Note fbr: Specified baud rate



#### (f) $I^2C$ bus Mode ( $\mu$ PD78F0034AY only)


| Parameter                                    |                             | Symbol       | Standa              | Standard Mode |                              | High-Speed Mode       |     |  |
|--|-----------------------------|--------------|---------------------|---------------|------------------------------|-----------------------|-----|--|
|  |                             |              | MIN.                | MAX.          | MIN.                         | MAX.                  |     |  |
| SCL0 clock free                              | uency                       | fclk         | 0                   | 100           | 0                            | 400                   | kHz |  |
| Bus free time (between stop a                | and start condition)        | <b>t</b> BUF | 4.7                 | _             | 1.3                          | _                     | μs  |  |
| Hold timeNote 1                              |                             | thd:STA      | 4.0                 | _             | 0.6                          | _                     | μs  |  |
| SCL0 clock low-level width                   |                             | tLOW         | 4.7                 | _             | 1.3                          | _                     | μs  |  |
| SCL0 clock high                              | SCL0 clock high-level width |              | 4.0                 | _             | 0.6                          | _                     | μs  |  |
| Start/restart cor                            | dition setup time           | tsu:sta      | 4.7                 | -             | 0.6                          | -                     | μs  |  |
| Data hold time                               | CBUS compatible master      | thd:dat      | 5.0                 | -             | -                            | -                     | μs  |  |
|  | I <sup>2</sup> C bus        |              | O <sup>Note 2</sup> | -             | O <sup>Note 2</sup>          | 0.9 <sup>Note 3</sup> | μs  |  |
| Data setup time                              |                             | tsu:dat      | 250                 | -             | 100 <sup>Note 4</sup>        | -                     | ns  |  |
| SDA0 and SCL0 signal rise time               |                             | <b>t</b> R   | -                   | 1,000         | 20 + 0.1Cb <sup>Note 5</sup> | 300                   | ns  |  |
| SDA0 and SCL0 signal fall time               |                             | tF           | -                   | 300           | 20 + 0.1Cb <sup>Note 5</sup> | 300                   | ns  |  |
| Stop condition setup time                    |                             | tsu:sto      | 4.0                 | -             | 0.6                          | -                     | μs  |  |
| Spike pulse width controlled by input filter |                             | tsp          | _                   | _             | 0                            | 50                    | ns  |  |
| Capacitive load                              | per each bus line           | Cb           | _                   | 400           | -                            | 400                   | pF  |  |

- Notes 1. In the start condition, the first clock pulse is generated after this hold time.
  - 2. To fill in the undefined area of the SCL0 falling edge, it is necessary for the device to internally provide at least 300 ns of hold time for the SDA0 signal (which is VIHmin. of the SCL0 signal).
  - 3. If the device does not extend the SCL0 signal low hold time (tLow), only maximum data hold time thd:dat needs to be fulfilled.
  - **4.** The high-speed mode I<sup>2</sup>C bus is available in a standard mode I<sup>2</sup>C bus system. At this time, the conditions described below must be satisfied.
    - If the device does not extend the SCL0 signal low state hold time  $t_{\text{SU:DAT}} \geq 250 \text{ ns}$
    - If the device extends the SCL0 signal low state hold time


      Be sure to transmit the next data bit to the SDA0 line before the SCL0 line is released (tRmax. + tsu:DAT = 1,000 + 250 = 1,250 ns by standard mode I<sup>2</sup>C bus specification).
  - 5. Cb: Total capacitance per one bus line (unit: pF)




# AC Timing Measurement Point (Excluding X1, XT1 Input)



# **Clock Timing**




# **TI Timing**






# **Interrupt Request Input Timing**




# RESET Input Timing






#### **Read/Write Operation**

# External fetch (no wait):




## External fetch (wait insertion):






#### External data access (no wait):




#### External data access (wait insertion):





#### **Serial Transfer Timing**

#### 3-wire serial I/O mode:




**Remarks 1.** m = 1, 2


**2.**  $\mu$ PD78F0034A: n = 0, 1

**3.**  $\mu$ PD78F0034AY: n = 0

## **UART** mode (external clock input):



# $I^2C$ bus mode ( $\mu$ PD78F0034AY only):





A/D Converter Characteristics (TA = -40 to +85°C, VDD = AVDD = AVREF = 1.8 to 5.5 V, AVSS = VSS = 0 V)

| Parameter                         | Symbol | Conditions                        | MIN. | TYP. | MAX.             | Unit |
|-----------------------------------|--------|-----------------------------------|------|------|------------------|------|
| Resolution                        |        |                                   | 10   | 10   | 10               | bit  |
| Overall error <sup>Note</sup>     |        | 4.0 V ≤ AVREF ≤ 5.5 V             |      | ±0.2 | ±0.4             | %FSR |
|                                   |        | 2.7 V ≤ AV <sub>REF</sub> < 4.0 V |      | ±0.3 | ±0.6             | %FSR |
|                                   |        | 1.8 V ≤ AVREF < 2.7 V             |      | ±0.6 | ±1.2             | %FSR |
| Conversion time                   | tconv  | 4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V | 14   |      | 96               | μs   |
|                                   |        | 2.7 V ≤ AVREF < 4.0 V             | 19   |      | 96               | μs   |
|                                   |        | 1.8 V ≤ AVREF < 2.7 V             | 28   |      | 96               | μs   |
| Zero-scale errorNotes 1, 2        |        | 4.0 V ≤ AVREF ≤ 5.5 V             |      |      | ±0.4             | %FSR |
|                                   |        | 2.7 V ≤ AV <sub>REF</sub> < 4.0 V |      |      | ±0.6             | %FSR |
|                                   |        | 1.8 V ≤ AV <sub>REF</sub> < 2.7 V |      |      | ±1.2             | %FSR |
| Full-scale error Notes 1, 2       |        | 4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V |      |      | ±0.4             | %FSR |
|                                   |        | 2.7 V ≤ AVREF < 4.0 V             |      |      | ±0.6             | %FSR |
|                                   |        | 1.8 V ≤ AV <sub>REF</sub> < 2.7 V |      |      | ±1.2             | %FSR |
| Integral linearity errorNote 1    |        | 4.0 V ≤ AVREF ≤ 5.5 V             |      |      | ±2.5             | LSB  |
|                                   |        | 2.7 V ≤ AV <sub>REF</sub> < 4.0 V |      |      | ±4.5             | LSB  |
|                                   |        | 1.8 V ≤ AVREF < 2.7 V             |      |      | ±8.5             | LSB  |
| Differential linearity error      |        | 4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V |      |      | ±1.5             | LSB  |
|                                   |        | 2.7 V ≤ AV <sub>REF</sub> ≤ 4.0 V |      |      | ±2.0             | LSB  |
|                                   |        | 1.8 V ≤ AVREF < 2.7 V             |      |      | ±3.5             | LSB  |
| Analog input voltage              | VIAN   |                                   | 0    |      | AVREF            | V    |
| Reference voltage                 | AVREF  |                                   | 1.8  |      | AV <sub>DD</sub> | V    |
| Resistance between AVREF and AVss | RREF   | A/D conversion is not performed   | 20   | 40   |                  | kΩ   |

Notes 1. Excluding quantization error (±1/2 LSB).

2. Indicated as a ratio to the full-scale value (%FSR).


**Remark** When the  $\mu$ PD78F0034A or 78F0034AY is used as an 8-bit resolution A/D converter, the specifications are the same as for the  $\mu$ PD780024A or 78F0024AY Subseries A/D converter.

## Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = -40 to +85°C)


| Parameter                           | Symbol | Conditions  | MIN. | TYP.                | MAX. | Unit |
|-------------------------------------|--------|---|------|---------------------|------|------|
| Data retention supply voltage       | VDDDR  |   | 1.6  |                     | 5.5  | V    |
| Data retention supply current       | IDDDR  | V <sub>DDDR</sub> = 1.6 V<br>Subsystem clock stop (XT1 = V <sub>DD</sub> )<br>and feed-back resistor disconnected |      | 0.1                 | 30   | μΑ   |
| Release signal set time             | tsrel  |   | 0    |                     |      | μs   |
| Oscillation stabilization wait time | twait  | Release by RESET  |      | 2 <sup>17</sup> /fx |      | S    |
|                                     |        | Release by interrupt request  |      | Note                |      | s    |

**Note** Selection of  $2^{12}$ /fx and  $2^{14}$ /fx to  $2^{17}$ /fx is possible using bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time select register (OSTS).

## Data Retention Timing (STOP Mode Release by RESET)



## Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Request Signal)





# Flash Memory Programming Characteristics (VDD = 2.7 to 5.5 V, Vss = 0 V, VPP = 9.7 to 10.3 V)

## (1) Basic characteristics

| Parameter                      | Symbol           | Conditions                      | MIN.                  | TYP.                   | MAX.                   | Unit  |
|--------------------------------|------------------|---------------------------------|-----------------------|------------------------|------------------------|-------|
| Operating frequency            | fx               | 4.0 ≤ V <sub>DD</sub> ≤ 5.5 V   | 1.0                   |                        | 8.38                   | MHz   |
|                                |                  | 2.7 ≤ V <sub>DD</sub> < 4.0 V   | 1.0                   |                        | 5.0                    | MHz   |
| Supply voltage                 | V <sub>DD</sub>  | Operation voltage when writing  | 2.7                   |                        | 5.5                    | V     |
|                                | V <sub>PPL</sub> | Upon VPP low-level detection    | 0                     |                        | 0.2Vdd                 | V     |
|                                | V <sub>PP</sub>  | Upon VPP high-level detection   | 0.8V <sub>DD</sub>    | V <sub>DD</sub>        | 1.2V <sub>DD</sub>     | V     |
|                                | V <sub>PPH</sub> | Upon VPP high-voltage detection | 9.7 <sup>Note 1</sup> | 10.0 <sup>Note 1</sup> | 10.3 <sup>Note</sup> 1 | V     |
| V <sub>DD</sub> supply current | IDD              |                                 |                       |                        | 10                     | mA    |
| VPP supply current             | IPP              | V <sub>PP</sub> =10.0 V         |                       | 75                     | 100                    | mA    |
| Write time (per byte)          | Twrt             |                                 | 50                    |                        | 500                    | μs    |
| Number of rewrites             | Cwrt             |                                 |                       |                        | 20 <sup>Note 2</sup>   | Times |
| Erase time                     | TERASE           |                                 | 1                     |                        | 20                     | s     |
| Programming temperature        | T <sub>PRG</sub> |                                 | +10                   |                        | +40                    | °C    |


Notes 1. For the product grades "K, E, and P", 10.2 V (MIN.), 10.3 V (TYP.), and 10.4 V (MAX.), are applied.

2. For the product specification "K and E", the number is 1 (MAX.).

## (2) Serial write operation characteristics


| Parameter  | Symbol         | Conditions                   | MIN. | TYP. | MAX. | Unit |
|--|----------------|------------------------------|------|------|------|------|
| V <sub>PP</sub> set time                             | tpsron         | V <sub>PP</sub> high voltage | 1.0  |      |      | μs   |
| Set time from V <sub>DD</sub> ↑ to V <sub>PP</sub> ↑ | <b>t</b> DRPSR | V <sub>PP</sub> high voltage | 1.0  |      |      | μs   |
| Set time from V <sub>PP</sub> ↑ to RESET↑            | <b>t</b> PSRRF | V <sub>PP</sub> high voltage | 1.0  |      |      | μs   |
| V <sub>PP</sub> count start time from RESET↑         | trfcf          |                              | 1.0  |      |      | μs   |
| Count execution time                                 | tcount         |                              |      |      | 2.0  | ms   |
| V <sub>PP</sub> counter high-level width             | <b>t</b> cH    |                              | 8.0  |      |      | μs   |
| V <sub>PP</sub> counter low-level width              | tcL            |                              | 8.0  |      |      | μs   |
| VPP counter noise elimination width                  | tnfw           |                              |      | 40   |      | ns   |


## Flash Memory Write Mode Set Timing



#### 8. PACKAGE DRAWINGS

# 64-PIN PLASTIC SDIP (19.05mm(750))





#### **NOTES**


- Each lead centerline is located within 0.17 mm of its true position (T.P.) at maximum material condition.
- 2. Item "K" to center of leads when formed parallel.

| ITEM | MILLIMETERS            |
|------|------------------------|
| Α    | $58.0^{+0.68}_{-0.20}$ |
| В    | 1.78 MAX.              |
| С    | 1.778 (T.P.)           |
| D    | 0.50±0.10              |
| F    | 0.9 MIN.               |
| G    | 3.2±0.3                |
| Н    | 0.51 MIN.              |
| 1    | $4.05^{+0.26}_{-0.20}$ |
| J    | 5.08 MAX.              |
| K    | 19.05 (T.P.)           |
| L    | 17.0±0.2               |
| М    | 0.25+0.10              |
| N    | 0.17                   |
| R    | 0 ~ 15°                |
|      | 264C 70 7E0A C 4       |


P64C-70-750A,C-4


**Remark** The package and material of ES products are the same as mass produced products.

# 64-PIN PLASTIC QFP (14x14)



detail of lead end





#### NOTE


Each lead centerline is located within 0.15 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS            |
|------|------------------------|
| Α    | 17.6±0.4               |
| В    | 14.0±0.2               |
| С    | 14.0±0.2               |
| D    | 17.6±0.4               |
| F    | 1.0                    |
| G    | 1.0                    |
| Н    | $0.37^{+0.08}_{-0.07}$ |
| ı    | 0.15                   |
| J    | 0.8 (T.P.)             |
| K    | 1.8±0.2                |
| L    | 0.8±0.2                |
| М    | $0.17^{+0.08}_{-0.07}$ |
| N    | 0.10                   |
| Р    | 2.55±0.1               |
| Q    | 0.1±0.1                |
| R    | 5°±5°                  |
| S    | 2.85 MAX.              |


P64GC-80-AB8-5


**Remark** The package and material of ES products are the same as mass produced products.

# 64-PIN PLASTIC LQFP (12x12)



detail of lead end





#### NOTE


Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS            |
|------|------------------------|
| Α    | 14.8±0.4               |
| В    | 12.0±0.2               |
| С    | 12.0±0.2               |
| D    | 14.8±0.4               |
| F    | 1.125                  |
| G    | 1.125                  |
| Н    | 0.32±0.08              |
| ı    | 0.13                   |
| J    | 0.65 (T.P.)            |
| K    | 1.4±0.2                |
| L    | 0.6±0.2                |
| М    | $0.17^{+0.08}_{-0.07}$ |
| N    | 0.10                   |
| Р    | 1.4±0.1                |
| Q    | 0.125±0.075            |
| R    | 5°±5°                  |
| S    | 1.7 MAX.               |
|      | DEACK SE OAO           |


P64GK-65-8A8-3


Remark The package and material of ES products are the same as mass produced products.

# 64-PIN PLASTIC TQFP (12x12)



detail of lead end





#### NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS            |
|------|------------------------|
| Α    | 14.0±0.2               |
| В    | 12.0±0.2               |
| С    | 12.0±0.2               |
| D    | 14.0±0.2               |
| F    | 1.125                  |
| G    | 1.125                  |
| Н    | $0.32^{+0.06}_{-0.10}$ |
| I    | 0.13                   |
| J    | 0.65 (T.P.)            |
| K    | 1.0±0.2                |
| L    | 0.5                    |
| М    | $0.17^{+0.03}_{-0.07}$ |
| N    | 0.10                   |
| Р    | 1.0                    |
| Q    | 0.1±0.05               |
| R    | 3°+4°<br>-3°           |
| S    | 1.1±0.1                |
| Т    | 0.25                   |
| U    | 0.6±0.15               |
|      | P64GK-65-9ET-2         |

**Remark** The package and material of ES products are the same as mass produced products.



#### 9. RECOMMENDED SOLDERING CONDITIONS

The  $\mu$ PD78F0034A, 78F0034AY should be soldered and mounted under the following recommended conditions. For details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

Table 9-1. Surface Mounting Type Soldering Conditions (1/2)

# (1) $\mu$ PD78F0034AGC-AB8: 64-pin plastic QFP (14 × 14) $\mu$ PD78F0034AYGC-AB8: 64-pin plastic QFP (14 × 14)

| Soldering Method | Soldering Conditions  | Recommended<br>Condition Symbol |
|------------------|---|---------------------------------|
| Infrared reflow  | Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less                                     | IR35-00-2                       |
| VPS              | Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Two times or less                                     | VP15-00-2                       |
| Wave soldering   | Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature) | WS60-00-1                       |
| Partial heating  | Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)   | _                               |

Caution Do not use different soldering methods together (except for partial heating).

# (2) $\mu$ PD78F0034AGK-8A8: 64-pin plastic LQFP (12 × 12) $\mu$ PD78F0034AYGK-8A8: 64-pin plastic LQFP (12 × 12)

| Soldering Method | Soldering Conditions   | Recommended<br>Condition Symbol |
|------------------|--|---------------------------------|
| Infrared reflow  | Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after 7 days, prebake at 125°C for 10 hours)                          | IR35-107-2                      |
| VPS              | Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after 7 days, prebake at 125°C for 10 hours)                          | VP15-107-2                      |
| Wave soldering   | Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature)  Exposure limit: 7 days Note (after 7 days, prebake at 125°C for 10 hours) | WS60-107-1                      |
| Partial heating  | Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)  | _                               |

**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Table 9-1. Surface Mounting Type Soldering Conditions (2/2)

(3)  $\mu$ PD78F0034AGK-9ET: 64-pin plastic TQFP (12 × 12)  $\mu$ PD78F0034AYGK-9ET: 64-pin plastic TQFP (12 × 12)

| Soldering Method | Soldering Conditions  | Recommended<br>Condition Symbol |
|------------------|---|---------------------------------|
| Infrared reflow  | Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after 7 days, prebake at 125°C for 10 hours) | IR35-107-2                      |
| VPS              | Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after 7 days, prebake at 125°C for 10 hours) | VP15-107-2                      |
| Partial heating  | Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)   | _                               |

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Table 9-2. Insertion Type Soldering Conditions

 $\mu$ PD78F0034ACW: 64-pin plastic SDIP (19.05 mm (750))  $\mu$ PD78F0034AYCW: 64-pin plastic SDIP (19.05 mm (750))

| Soldering Method          | Soldering Conditions  |
|---------------------------|---|
| Wave soldering (pin only) | Solder bath temperature: 260°C max., Time: 10 seconds max.      |
| Partial heating           | Pin temperature: 300°C max., Time: 3 seconds max. (per pin row) |

Caution Apply wave soldering only to the pins and be careful not to bring solder into direct contact with the package.



#### APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the  $\mu$ PD78F0034A, 78F0034AY Subseries.

Also refer to (5) Cautions on Using Development Tools.

## (1) Language Processing Software

| RA78K/0   | Assembler package common to 78K/0 Series              |  |
|-----------|---|--|
| CC78K/0   | C compiler package common to 78K/0 Series             |  |
| DF780034  | Device file for μPD780034A, 78F0034AY Subseries       |  |
| CC78K/0-L | C compiler library source file common to 78K/0 Series |  |

## (2) Flash Memory Writing Tools

| Flashpro II (part No. FL-PR2), | Flash programmer dedicated to microcontrollers with on-chip flash memory |
|--------------------------------|--|
| Flashpro III                   |  |
| (part No. FL-PR3, PG-FP3)      |  |
| FA-64CW,                       | Adapter for flash memory writing   |
| FA-64GC,                       |  |
| FA-64GK                        |  |
| FA-64GK-9ET                    |  |

## (3) Debugging Tools

# • When IE-78K0-NS in-circuit emulator is used

| IE-78K0-NS             | In-circuit emulator common to 78K/0 Series  |
|------------------------|---|
| IE-70000-MC-PS-B       | Power supply unit for IE-78K0-NS  |
| IE-78K0-NS-PA          | Performance board that enhances and expands the IE-78K0-NS functions  |
| IE-70000-98-IF-C       | Adapter required when using PC-9800 series PC (except notebook type) as host machine (C bus supported)                            |
| IE-70000-CD-IF-A       | PC card and interface cable when using PC-9800 series notebook PC as host machine (PCMCIA socket supported)                       |
| IE-70000-PC-IF-C       | Adapter required when using IBM PC/AT <sup>TM</sup> or compatible as host machine (ISA bus supported)                             |
| IE-70000-PCI-IF        | Adapter necessary when using PC in which PCI bus is incorporated as host machine  |
| IE-780034-NS-EM1       | Emulation board to emulate the μPD780034A, 78F0034AY Subseries  |
| NP-64CW                | Emulation probe for 64-pin plastic SDIP (CW type)   |
| NP-64GC<br>NP-64GC-9ET | Emulation probe for 64-pin plastic QFP (CG-AB8 type)  |
| NP-64GK                | Emulation probe for 64-pin plastic LQFP (CG-8A8 type) and 64-pin plastic TQFP (GK-9ET type)                                       |
| EV-9200GC-64           | Conversion socket to connect the NP-64GC and a target system board on which a 64-pin plastic QFP (GC-AB8 type) can be mounted     |
| TGC-064SAP             | Conversion adapter to connect the NP-64GC-TQ and a target system board on which a 64-pin plastic QFP (GC-AB8 type) can be mounted |
| TGK-064SBW             | Conversion adapter to connect the NP-64GK and a target system board on which a 64-pin plastic LQFP (GC-8A8 type) can be mounted   |
| TGK-064SBP             | Conversion adapter to connect the NP-64GK and a target system board on which a 64-pin plastic TQFP (GK-9ET type) can be mounted   |
| ID78K0-NS              | Integrated debugger for IE-78K0-NS  |
| SM78K0                 | System simulator common to 78K/0 Series   |
| DF780034               | Device file for μPD780034A, 78F0034AY Subseries   |



# • When using in-circuit emulator IE-78001-R-A

| In-circuit emulator common to 78K/0 Series   |
|--|
| Adapter required when using PC-9800 series as host machine (excluding notebook PCs) (C bus supported)                                |
| Adapter required when using IBM PC/AT or compatible as host machine (ISA bus supported)  |
| Adapter required when using PC in which PCI bus is incorporated as host machine  |
| Interface adapter and cable when using EWS as host machine   |
| Emulation board to emulate $\mu$ PD780034A, 78F0034AY Subseries  |
| Emulation probe conversion board to use IE-780034-NS-EM1 on IE-78001-R-A   |
| Emulation probe for 64-pin plastic SDIP (CW type)  |
| Emulation probe for 64-pin plastic QFP (GC-AB8 type)   |
| Emulation probe for 64-pin plastic LQFP (GK-8A8 type) and 64-pin plastic TQFP (GK-9ET type)  |
| Conversion socket to connect the EP-78240GC-R and a target system board on which a 64-pin plastic QFP (GC-AB8 type) can be mounted   |
| Conversion adapter to connect the NP-64GK and a target system board designed on which a 64-pin plastic LQFP (GK-8A8) can be mounted  |
| Conversion adapter to connect the EP-78012GK-R and a target system board on which a 64-pin plastic TQFP (GK-9ET type) can be mounted |
| Integrated debugger for IE-78001-R-A   |
| System simulator common to 78K/0 Series  |
| Device file for μPD780034A, 78F0034AY Subseries  |
|  |

# (4) Real-Time OS

| RX78K/0 | Real-time OS for 78K/0 Series |
|---------|-------------------------------|
| MX78K0  | OS for 78K/0 Series           |

#### (5) Cautions on Using Development Tools

- The ID-78K0-NS, ID78K0, and SM78K0 are used in combination with the DF780034.
- The CC78K0 and RX78K/0 are used in combination with the RA78K0 and the DF780034.
- The FL-PR3, FA-64CW, FA-64GC, FA64GK, FA-64GK-9ET, NP-64CW, NP64GC, and NP-64GK are
  products made by Naito Densei Machida Mfg. Co., Ltd. (+81-44-822-3813).
   Contact an NEC distributor regarding the purchase of these products.
- The TGK-064SBW, TGC-064SAP, and TGK-064-SBP are products made by TOKYO ELETECH CORPORATION. For further information contact Daimaru Kogyo, Ltd.

Tokyo Electronic Division (+81-3-3820-7112)

Osaka Electronic Division (+81-6-6244-6672)

- For third party development tools, see the Single-Chip Microcontroller Selection Guide (U11069E).
- The host machines and OSs supporting each software are as follows.

| Host Machine | PC  | EWS   |
|--------------|---|---|
| [OS]         | PC-9800 series [Windows <sup>TM</sup> ]<br>IBM PC/AT or compatibles<br>[Japanese/English Windows] | HP9000 series 700 <sup>TM</sup> [HP-UX <sup>TM</sup> ] SPARCstation <sup>TM</sup> [SunOS <sup>TM</sup> , Solaris <sup>TM</sup> ] NEWS <sup>TM</sup> (RISC) [NEWS-OS <sup>TM</sup> ] |
| RA78K0       | √Note   | √ √   |
| CC78K0       | √Note   | √   |
| ID78K0-NS    | √   | -   |
| ID78K0       | V   | √   |
| SM78K0       | $\checkmark$  | _   |
| RX78K/0      | √Note   | √   |
| MX78K0       | $\sqrt{Note}$   | √   |

Note DOS-based software





Ε

# Conversion Socket Drawing (EV-9200GC-64) and Footprints

A M N O  $\alpha$  O NEC

Figure A-1. EV-9200GC-64 Drawing (For Reference Only)





EV-9200GC-64-G0

| ITEM | MILLIMETERS | INCHES                    |
|------|-------------|---------------------------|
| Α    | 18.8        | 0.74                      |
| В    | 14.1        | 0.555                     |
| С    | 14.1        | 0.555                     |
| D    | 18.8        | 0.74                      |
| Е    | 4-C 3.0     | 4-C 0.118                 |
| F    | 0.8         | 0.031                     |
| G    | 6.0         | 0.236                     |
| Н    | 15.8        | 0.622                     |
| I    | 18.5        | 0.728                     |
| J    | 6.0         | 0.236                     |
| K    | 15.8        | 0.622                     |
| L    | 18.5        | 0.728                     |
| М    | 8.0         | 0.315                     |
| N    | 7.8         | 0.307                     |
| 0    | 2.5         | 0.098                     |
| Р    | 2.0         | 0.079                     |
| Ŋ    | 1.35        | 0.053                     |
| R    | 0.35±0.1    | $0.014^{+0.004}_{-0.005}$ |
| S    | φ2.3        | φ0.091                    |
| Т    | φ1.5        | φ0.059                    |

Figure A-2. EV-9200GC-64 Footprints (For Reference Only)

EV-9200GC-64-P1E

| ITEM | MILLIMETERS             | INCHES   |
|------|-------------------------|--|
| А    | 19.5                    | 0.768  |
| В    | 14.8                    | 0.583  |
| С    | 0.8±0.02 × 15=12.0±0.05 | $0.031^{+0.002}_{-0.001} \times 0.591 = 0.472^{+0.003}_{-0.002}$ |
| D    | 0.8±0.02 × 15=12.0±0.05 | $0.031^{+0.002}_{-0.001} \times 0.591 = 0.472^{+0.003}_{-0.002}$ |
| Е    | 14.8                    | 0.583  |
| F    | 19.5                    | 0.768  |
| G    | 6.00±0.08               | $0.236^{+0.004}_{-0.003}$  |
| Н    | 6.00±0.08               | $0.236^{+0.004}_{-0.003}$  |
| I    | 0.5±0.02                | $0.197^{+0.001}_{-0.002}$  |
| J    | φ2.36±0.03              | $\phi$ 0.093 <sup>+0.001</sup> <sub>-0.002</sub>                 |
| K    | φ2.2±0.1                | $\phi$ 0.087 <sup>+0.004</sup> <sub>-0.005</sub>                 |
| L    | φ1.57±0.03              | $\phi$ 0.062 <sup>+0.001</sup> <sub>-0.002</sub>                 |

Caution


Dimensionsofmountpadfor EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mountpad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).




## Conversion Adapter Drawing (TGK-064SBW)

Figure A-3. TGK-064SBW Drawing (For Reference Only)

g





| ITEM | MILLIMETERS        | INCHES            |
|------|--------------------|-------------------|
| Α    | 18.4               | 0.724             |
| В    | 0.65x15=9.75       | 0.026x0.591=0.384 |
| С    | 0.65               | 0.026             |
| D    | 7.75               | 0.305             |
| Е    | 10.15              | 0.400             |
| F    | 12.55              | 0.494             |
| G    | 14.95              | 0.589             |
| Н    | 0.65x15=9.75       | 0.026x0.591=0.384 |
| T    | 11.85              | 0.467             |
| J    | 18.4               | 0.724             |
| K    | C 2.0              | C 0.079           |
| L    | 12.45              | 0.490             |
| М    | 10.25              | 0.404             |
| N    | 7.7                | 0.303             |
| 0    | 10.02              | 0.394             |
| Р    | 14.92              | 0.587             |
| Q    | 11.1               | 0.437             |
| R    | 1.45               | 0.057             |
| S    | 1.45               | 0.057             |
| Т    | 4- <i>\phi</i> 1.3 | 4-φ0.051          |
| U    | 1.8                | 0.071             |
| V    | 5.0                | 0.197             |

 $\phi$ 5.3

4-C 1.0

 $\phi$ 3.55

 $\phi$ 0.9

 $\phi$ 0.209

 $\phi$ 0.140

 $\phi$ 0.035


4-C 0.039


ITEM MILLIMETERS INCHES φ0.012 φ0.3 1.85 0.073 0.138 3.5 0.079 2.0 3.9 0.154 1.325 0.052 1.325 0.052 0.232 5.9 0.8 0.031 2.4 0.094 2.7 0.106 TGK-064SBW-G0E


Note: Product made by TOKYO ELETECH CORPORATION.

## **Conversion Adapter Drawing (TGK-064SBP)**

Figure A-4. TGK-064SBP Drawing (For Reference Only) (Unit: mm)







| ITEM | MILLIMETERS     | INCHES            |
|------|-----------------|-------------------|
| A    | 18.4            | 0.724             |
| В    | 0.65x15=9.75    | 0.026x0.591=0.384 |
| С    | 0.65            | 0.026             |
| D    | 7.75            | 0.305             |
| E    | 10.15           | 0.400             |
| F    | 12.55           | 0.494             |
| G    | 14.95           | 0.589             |
| Н    | 0.65x15=9.75    | 0.026x0.591=0.384 |
| ı    | 11.85           | 0.467             |
| J    | 18.4            | 0.724             |
| K    | C 2.0           | C 0.079           |
| L    | 12.45           | 0.490             |
| М    | 10.25           | 0.404             |
| N    | 7.7             | 0.303             |
| 0    | 10.02           | 0.394             |
| Р    | 14.92           | 0.587             |
| Q    | 18.4            | 0.724             |
| R    | 11.1            | 0.437             |
| S    | 1.45            | 0.057             |
| Т    | 1.45            | 0.057             |
| U    | 5.0             | 0.197             |
| V    | 4- <i>φ</i> 1.3 | φ0.051            |
| W    | 1.8             | 0.071             |
| X    | φ5.3            | φ0.209            |
| Y    | 4-C 1.0         | 4-C 0.039         |

| ITEM | MILLIMETERS             | INCHES       |
|------|-------------------------|--------------|
| а    | $\phi$ 0.9              | $\phi$ 0.035 |
| b    | $\phi$ 0.3              | φ0.012       |
| С    | (16.95)                 | (0.667)      |
| d    | 7.35                    | 0.289        |
| е    | 1.2                     | 0.047        |
| f    | 1.85                    | 0.073        |
| g    | 3.5                     | 0.138        |
| h    | 2.0                     | 0.079        |
| i    | 6.0                     | 0.236        |
| j    | 0.25                    | 0.010        |
| k    | 1.325                   | 0.052        |
| - 1  | 1.325                   | 0.052        |
| m    | 2.4                     | 0.094        |
| n    | 2.7                     | 0.106        |
|      | a b c d e f g h i j k l | a            |

TGK-064SBP-G0E

Note: Product made by TOKYO ELETECH CORPORATION.

 $\phi$ 3.55

 $\phi$ 0.140



#### **APPENDIX B. RELATED DOCUMENTS**

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

## **Documents Related to Devices**

| Document Name  | Document No. |          |
|--|--------------|----------|
|  | English      | Japanese |
| μPD780024A, 780034A, 780024AY, 780034AY Subseries User's Manual                          | U14046E      | U14046J  |
| μPD780031A, 780032A, 780033A, 780034A, 780031AY, 780032AY, 780033AY, 780034AY Data Sheet | U14044E      | U14044J  |
| μPD78F0034A, 78F0034AY Data Sheet  | This manual  | U14040J  |
| 78K/0 Series User's Manual Instruction   | U12326E      | U12326J  |
| 78K/0, 78K/0S Series Application Note  | U14458E      | U14458J  |
| Flash memory write   |              |          |

# **Documents Related to Development Tools (User's Manuals)**

| Document Name                                  |  | Document No.   |                |
|--|--|----------------|----------------|
|  |  | English        | Japanese       |
| RA78K0 Assembler Package                       | Operation  | U11802E        | U11802J        |
|  | Assembly Language                                | U11801E        | U11801J        |
|  | Structured Assembly Language                     | U11789E        | U11789J        |
| RA78K Series Structured Assembler Preprocessor |  | EEU-1402       | U12323J        |
| CC78K/0 C Compiler                             | Operation  | U11517E        | U11517J        |
|  | Language   | U11518E        | U11518J        |
| IE-78K0-NS                                     |  | _              | U13731J        |
| IE-78001-R-A                                   |  | -              | U14142J        |
| IE-780034-NS-EM1                               |  | To be prepared | To be prepared |
| EP-78240                                       |  | U10332E        | EEU-986        |
| EP-78012GK-R                                   |  | EEU-1538       | EEU-5012       |
| SM78K0 System Simulator Windows based          | Reference  | U10181E        | U10181J        |
| SM78K Series System Simulator                  | External Part User Open Interface Specifications | U10092E        | U10092J        |
| ID78K0-NS Integrated Debugger Windows based    | Reference  | U12900E        | U12900J        |
| ID78K0 Integrated Debugger EWS based           | Reference  | _              | U11151J        |
| ID78K0 Integrated Debugger PC based            | Reference  | U11539E        | U11539J        |
| ID78K0 Integrated Debugger Windows based       | Guide  | U11649E        | U11649J        |

Caution The related documents listed above are subject to change without notice. Be sure to read the latest version of each document before designing.



## **Documents Related to Embedded Software (User's Manuals)**

| Document Name             |              | Document No. |          |
|---------------------------|--------------|--------------|----------|
|                           |              | English      | Japanese |
| 78K/0 Series Real-time OS | Fundamental  | U11537E      | U11537J  |
|                           | Installation | U11536E      | U11536J  |
| 78K/0 Series OS MX78K0    | Fundamental  | U12257E      | U12257J  |

#### **Other Related Documents**

| Document Name  | Document No. |          |
|--|--------------|----------|
|  | English      | Japanese |
| SEMICONDUCTOR SELECTION GUIDE Products & Packages (CD-ROM)                         | X13769X      |          |
| Semiconductor Device Mounting Technology Manual                                    | C10535E      | C10535J  |
| Quality Grades on NEC Semiconductor Devices  | C11531E      | C11531J  |
| NEC Semiconductor Device Reliability/Quality Control System                        | C10983E      | C10983J  |
| Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD) | C11892E      | C11892J  |
| Microcomputer - Related Products by Third Party                                    | -            | U11416J  |

Caution The related documents listed above are subject to change without notice. Be sure to read the latest version of each document before designing.

#### NOTES FOR CMOS DEVICES -

#### 1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Caution Purchase of NEC I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

FIP and IEBus are trademarks of NEC Corporation.

Windows is either a registered trademark or trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### **NEC Electronics Inc. (U.S.)**

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

#### **NEC Electronics (Germany) GmbH**

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

#### **NEC Electronics (UK) Ltd.**

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

#### NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

#### **NEC Electronics (Germany) GmbH**

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

# **NEC Electronics (France) S.A.**

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

#### **NEC Electronics (France) S.A.**

Madrid Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

#### **NEC Electronics (Germany) GmbH**

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

#### **NEC Electronics Hong Kong Ltd.**

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

#### **NEC Electronics Hong Kong Ltd.**

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

#### **NEC Electronics Singapore Pte. Ltd.**

United Square, Singapore Tel: 65-253-8311 Fax: 65-250-3583

#### **NEC Electronics Taiwan Ltd.**

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

#### NEC do Brasil S.A.

Electron Devices Division Guarulhos-SP Brasil Tel: 55-11-6462-6810 Fax: 55-11-6462-6829

J00.7

- The information in this document is current as of August 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
  third parties by or arising from the use of NEC semiconductor products listed in this document or any other
  liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
  patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of customer's equipment shall be done under the full
  responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
  parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
  - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).